

PE42447

Product Specification

UltraCMOS® SP4T RF Switch, 10 MHz–8 GHz




Features

- Low insertion loss:
 - 0.4 dB at 2.7 GHz typical
 - 0.48 dB at 3.8 GHz typical
- High linearity IIP3: 85 dBm
- High power handling: 40-dBm RMS, 50-dBm peak
- Operating temperature: +125 °C
- Packaging: 20-lead 4 × 4 mm LGA

Applications

- 5G massive MIMO active antenna system (AAS)
- 4G/4.5G TD-LTE macro/micro cell
- Automated test equipment (ATE)
- Land mobile radio (LMR)
- General-purpose switching

Figure 1 • PE42447 functional diagram



Product description

The PE42447 is a HaRP™ technology-enhanced SP4T RF switch that supports a frequency range from 10 MHz to 8 GHz. It delivers extremely low insertion loss and high linearity with high input power handling capability making this device ideal for hybrid analog beamforming and in 5G massive MIMO (multi-input, multi-output) applications. No blocking capacitors are required if DC voltage is not present on the RF ports.

The PE42447 is manufactured on pSemi's UltraCMOS process, a patented advanced form of silicon-on-insulator (SOI) technology.

Absolute maximum ratings

Exceeding absolute maximum ratings listed in **Table 1** could cause permanent damage. Restrict operation to the limits in **Table 2**. Operation between the operating range maximum and the absolute maximum for extended periods could reduce reliability.

ESD precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, do not exceed the rating specified in **Table 1**.

Latch-up immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Table 1 • Absolute maximum ratings

Parameter or condition	Min	Max	Unit
Positive supply voltage, V_{DD}	-0.3	5.5	V
Digital input voltage	-0.3	3.6	V
RF input power, RMS	–	40	dBm
RF input power peak (LTE 10-MHz ETM1.1 carrier with 10-dB PAR)	–	50	dBm
RF input power, RMS (10s survivability) ⁽¹⁾	–	43.5	dBm
Storage temperature	-65	150	°C
ESD voltage HBM, all pins ⁽²⁾	–	1000	V
ESD voltages, CDM, all pins ⁽³⁾	–	1000	V

Notes:

- 1) The part was tested at 43.5-dBm average power/50.5-dBm peak power for two seconds with 100 exposures with a cool down period of five seconds between each exposure. This test was conducted at 115 °C T_{CASE} . Signal type: LTE TDD, ETM1.1 test model, 10-ms frame duration, 70% duty cycle.
- 2) Human body model (MIL-STD 883 Method 3015).
- 3) Charged device model (JEDEC JESD22-C101).

Recommended operating conditions

Table 2 lists the PE42447 recommending operating conditions. Do not operate the device outside the operating conditions listed below.

Table 2 • Recommended operating conditions

Parameter	Min	Typ	Max	Unit
Positive supply voltage, V_{DD}	4.5	5	5.50	V
Positive supply current, I_{DD} , at typical control voltage = 1.8V	–	65	200	μ A
Control voltage high	1.17	–	3.6	V
Control voltage low	-0.30	–	0.6	V
Digital input leakage current	–	–	10	μ A
Temperature range	-40	25	125	°C

Electrical specifications

Table 3 lists the PE42447 key electrical specifications at +25 °C T_{CASE} and $V_{DD} = 5V$ ($Z_S = Z_L = 50\Omega$), unless otherwise specified.

Table 3 • Electrical specifications

Parameter	Description	Min	Typ	Max	Unit
Insertion loss	1800 MHz	–	0.32	0.36	dB
	2700 MHz	–	0.38	0.41	dB
	3800 MHz	–	0.48	0.53	dB
	4200 MHz	–	0.53	0.61	dB
	5000 MHz	–	0.62	0.68	dB
	6000 MHz	–	0.83	1.00	dB
	7000 MHz	–	1.02	1.27	dB
	8000 MHz	–	1.38	2.15	dB
Isolation	1800 MHz	37.6	38.0	–	dB
	2700 MHz	33.2	33.6	–	dB
	3800 MHz	29.1	29.7	–	dB
	4200 MHz	27.7	28.5	–	dB
	5000 MHz	25.3	25.9	–	dB
	6000 MHz	22.5	23.1	–	dB
	7000 MHz	19.0	20.0	–	dB
	8000 MHz	17.6	18.4	–	dB
IMD3 (CW)	Measured using two pulsed CW (3.5 GHz, 2.5% duty cycle for 4.616 ms period), each 34 dBm. Measurement bandwidth: 100 kHz for carriers and intermodulation products. Spec. limit valid within theoretical IMD3 center frequency ± 10 MHz. Carrier spacings: 50 MHz, 100 MHz.	–	-103	-96	dBc
IMD3 (LTE)	LTE signal EMT1.1 34 dBm, 8-dB Par at 3500 MHz	–	-100	-91	dBc
Input IP3 (LTE)	LTE signal EMT1.1 34 dBm, 8-dB Par at 3500 MHz	82	85	–	dBm
Input IP3 (CW)	Measured using 2x 34-dBm CW signals, tone spacings: 50 MHz, 100 MHz.	82	85	–	dBm
Input IP2 (CW)		143	144	–	dBm
Input power handling (RMS) ⁽¹⁾	During static operation, no hot switching. Input signal is LTE 10-MHz ETM1.1 carrier with 10-dB PAR. No compression expected at peak power.	–	–	40	dBm
Input power handling (Peak)		–	–	50	dBm
Input power handling (RMS)	During transition phase. Input signal is LTE 10-MHz ETM1.1 carrier with 10-dB PAR.	–	–	25	dBm
Input power handling (Peak)		–	–	35	dBm

Table 3 • Electrical specifications (cont.)

Parameter	Description	Min	Typ	Max	Unit
Reflected power handling (RMS)	Max 10s time duration. Input signal is 37-dBm LTE 10-MHz ETM1.1 carrier with 8-dB PAR on 3.5:1 VSWR. Simultaneous presence of forward and reflected signal. To be tested with different phases of the reflected signal at the output of DUT. Reflected power.	–	–	32	dBm
Reflected power handling (Peak)		–	–	40	dBm
Reflected power handling (RMS)	Indefinite time duration. Input signal is 37-dBm LTE 10-MHz ETM1.1 carrier with 8-dB PAR on 2:1 VSWR. Simultaneous presence of forward and reflected signal. To be tested with different phases of the reflected signal at the output of DUT.	–	–	27	dBm
Reflected power handling (Peak)		–	–	35	dBm
Settling time ⁽²⁾	Insertion loss settled to final value +/- 0.1dB. Small signal test.	–	1.27	1.4	µs
Switching time	50% Vctrl to gain settled to IL +/- 0.5 dB. Small signal test.	–	0.9	1	µs
Switching Interval	Time allowed between switching events.	–	16	–	µs
Input P0.1dB ⁽³⁾	P0.1dB peak using LTE_TDD_10M at 3400 MHz with 10-dB PAR.	–	50.3	–	dBm
Second harmonic	34-dBm input signal CW signal. 3300 to 3800 MHz	–	-111	-104	dBc
Third harmonic	34-dBm input signal CW signal. 3300 to 3800 MHz	–	-105	-98.5	dBc
Return loss input/output	≥1800 MHz	–	33.6	–	dB
	2300 to 2700 MHz	–	31.5	–	dB
	3300 to 3800 MHz	–	23.2	–	dB
	3700 to 4200 MHz	–	21.9	–	dB
	4400 to 5000 MHz	–	21.6	–	dB
	5000 to 6000 MHz	–	15.4	–	dB
	6000 to 7000 MHz	–	13.7	–	dB
	7000 to 8000 MHz	–	10.5	–	dB
Relative phase error	Relative phase error due to temperature variation and part-to-part variation. [phaseDelta(RF1-RF2), phaseDelta(RF1-RF3) and phaseDelta(RF1-RF4)], 2300 to 2700 MHz	–	–	0.65	degree
	Relative phase error due to temperature variation and part-to-part variation. [phaseDelta(RF1-RF2), phaseDelta(RF1-RF3) and phaseDelta(RF1-RF4)], 3300 to 3800 MHz	–	–	0.58	degree
	Relative phase error due to temperature variation and part-to-part variation. [phaseDelta(RF1-RF2), phaseDelta(RF1-RF3) and phaseDelta(RF1-RF4)], 3800 to 5000 MHz	–	–	1.02	degree
Relative phase variation between paths ⁽⁴⁾	Relative phase variation between the two phase shifter paths (Path1/2: RF1 - RF4 and Path3/4: RF2 - RF3), 2300 to 2700 MHz	–	–	0.2	degree
	Relative phase variation between the two phase shifter paths (Path1/2: RF1 - RF4 and Path3/4: RF2 - RF3), 3300 to 3800 MHz	–	–	0.25	degree
	Relative phase variation between the two phase shifter paths (Path1/2: RF1 - RF4 and Path3/4: RF2 - RF3), 3800 to 5000 MHz	–	–	0.33	degree

Table 3 • Electrical specifications (cont.)

Parameter	Description	Min	Typ	Max	Unit
Notes: 1) The input power handling (RMS) must be de-rated to 39 dBm for 105 °C T_{CASE} operation to maintain safe operation over the lifetime of the part. 2) At 1.1 μs after a switching event, the third harmonic on the selected port settles to -70 dBc for an input signal with peak power of 43 dBm or less. 3) The P0.1 dB is measured under steady-state condition and not 1.1 μs after a switching event. 4) Figure 13 shows the phase shifter paths. The 'relative phase variation' is calculated with between Path1 and Path3 (or Path2 and Path4). The reason for choosing this combination is because RF1 and RF4 are symmetric ports (and so are RF2 and RF3), so the phase error between Path1 and Path2 (or Path3 and Path4) is negligible.					

Control logic

Table 4 lists the PE42447 control logic truth table.

Table 4 • Truth table

ON port	V2	V1	SEL
RF1	0	0	0
RF2	0	1	0
RF3	1	0	0
RF4	1	1	0
Transpose			
RF1	1	1	1 or no-connect
RF2	1	0	1 or no-connect
RF3	0	1	1 or no-connect
RF4	0	0	1 or no-connect

Typical performance data

Figure 2–Figure 10 show the typical performance data at +25 °C T_{CASE} and $V_{DD} = 5V$ ($Z_S = Z_L = 50\Omega$), unless otherwise specified.

Figure 2 • Insertion loss RFC to RFx vs. frequency




Figure 3 • Insertion loss over temperature, RF1




Figure 4 • Input return loss when RFx is selected




Figure 5 • Output return loss when RFx is selected




Figure 6 • Output return loss when RFx is not selected




Figure 7 • Isolation when RF1 is on




Figure 8 • Isolation when RF2 is on




Figure 9 • Isolation when RF3 is on





Figure 10 • Isolation when RF4 is on




Evaluation kit

pSemi designed the SPDT switch evaluation board (PRT-77499) to ease your evaluation of the pSemi PE42447. The RF common port connects through a 50Ω transmission line via the top SMA connector J1. Ports RF1, RF2, RF3, and RF4 connect through 50Ω transmission lines via side SMA connectors J2, J3, J4, and J5, respectively. A through 50Ω transmission is available via SMA connectors J6 and J7. Use this transmission line to estimate the loss of the PCB over the environmental conditions being evaluated.

The EVK board is constructed with four metal layers on dielectric materials of Rogers 4003C™ and FR406 with a total thickness of 62 mils. Layer 1 and layer 3 provide ground for the 50Ω transmission lines. The 50Ω transmission lines are designed in layer 1 and use a coplanar waveguide design with a trace width of 15.8 mils, signal-to-ground spacing of 8 mils, and trace metal thickness of 1.7 mils. The board stackup for 50Ω transmission lines has 8-mil thickness of Rogers 4003C between layer 1 and layer 2, and 42-mil thickness of FR406 between layer 2 and layer 3.

Consult the manufacturers' guidelines for the proper board material properties in your application. The PCB must be designed so that RF transmission lines and sensitive DC I/O traces such as VSS_EXT are heavily isolated from one another; otherwise, the true performance of the PE42447 could be hindered.

Figure 11 • Evaluation board layout



Evaluation board schematic and BOM

Figure 12 shows the PE42447 evaluation board schematic, and Table 5 lists the evaluation board bill of materials.

Figure 12 • Evaluation board schematic




Table 5 • Evaluation board components

Reference	Value	Description	Manufacturer	Mfr. part number
C1	10 µF	CAP, SMD, CER, 10 µF, 10V, +/-20%, X7T, 0603 (1608 Metric)	Murata Electronics North America	GRM188D71A106 MA73D
C2	DNI	CAP, SMD, CER, DNI, n/a, n/a, n/a, 0603 (1608 Metric)	Murata Electronics North America	—
C3	100 pF	CAP, SMD, CER, 100 pF, 50V, +/-5%, C0G, NP0, 0402 (1005 Metric)	Murata Electronics North America	GRM1555C1H101J A01D
C4	0.1 µF	CAP, SMD, CER, 0.1 µF, 10V, +/-20%, X5R, 0402 (1005 Metric)	Murata Electronics North America	GRM155R61A104 MA01D
J1, J2, J3, J4, J5, J6, J7	142-0761-881	CONN, Coaxial Connectors (RF), SMA, SMD, Jack, Female Socket, 50 Ohm	Cinch Connectivity Solutions Johnson	142-0761-881
J11	PBC07DABN	CONN, Rectangular Connectors - Headers, Male Pins, Header Unshrouded Breakaway, TH, Male	Sullins Connector Solutions	PBC07DABN
PCB1	PCB	PCB, PE42447 SP4T EVK	pSemi Corporation	PRT-77499
U1	IC-4X4_LGA21L	20-lead 4 × 4 mm LGA	pSemi Corporation	PE42447

Application diagram


Table 6 • Application diagram lookup table

Phase state	ON ports		Path
	SP4T #1	SP4T #2	
State 1	RF3	RF2	Path 1
State 2	RF2	RF3	Path 2
State 3	RF4	RF1	Path 3
State 4	RF1	RF4	Path 4

Figure 13 shows an application diagram for a phase shifter application implemented using two SP4T switches.

Note: To characterize the parameters Relative Phase, Relative Phase Error, and Relative Phase Variation between Paths, all four paths had exactly the same delay line lengths.

Figure 13 • PE42447 phase shifter application diagram



Pin configuration

Figure 14 shows the pin configuration for the 20-lead 4 × 4 mm LGA package, and **Table 7** lists the description for each pin.

Figure 14 • Pin configuration, top view




Table 7 • Pin descriptions

Pin no.	Pin name	Description
1, 2, 4, 5, 7, 8, 10, 16, 18, 19	GND	Ground
3	COM ⁽¹⁾	RF common port
6	RF1 ⁽¹⁾	RF port 1
9	RF2 ⁽¹⁾	RF port 2
11	V1	Digital control logic input 1
12	V2	Digital control logic input 2
13	SEL ⁽²⁾	Logic Select: Determines the definition for V1 and V2 pins
14	VSS_CAP ⁽³⁾	Bypass capacitor for VSS
15	VDD	Supply voltage
17	RF3 ⁽¹⁾	RF port 3
20	RF4 ⁽¹⁾	RF port 4
Pad	GND	Exposed pad: Ground for proper operation.

- 1) RF pins 3, 6, 9, 17, and 20 must be at 0 V DC. These RF pins do not require DC blocking capacitors for proper operation if the 0 V DC requirement is met.
- 2) Internal pull-up resistor sets the pin to logic high if the pin is floating. Ground the pin to set to logic low.
- 3) Install a capacitor on VSS_CAP (pin 14) to GND. Do not apply DC to or ground this pin. Either leave the pin open or connect a supply capacitor on this pin on the application board. The capacitor can be 100 nF or above. The larger the capacitor value, the longer the circuit startup time.

Packaging information

This section provides the following packaging data:


- Moisture sensitivity level
- Package marking
- Package drawing
- Tape-and-reel information

Moisture sensitivity level

The PE42447 moisture sensitivity level rating for the 20-lead 4 × 4 mm LGA package is MSL3.

Package drawing

Figure 15 • Package mechanical drawing for the 20-lead 4 × 4 mm LGA package



Top-marking specification

Figure 16 • Package marking specification




- = Pin 1 indicator
- 42447 = Product part number
- YY = Last two digits of assembly year (2022 = 22)
- WW = Work week of assembly lot start date (01, ..., 52)
- ZZZZZZ = Assembly lot code (max six characters)

DOC-100702-1

Tape and reel specification

Figure 17 • Tape and reel specification for the 20-lead 4 × 4 mm LGA package



Notes:

- The diagram is not drawn to scale.
- The units are in millimeters (mm).
- The maximum cavity angle is five degrees.
- The bumped die are oriented active side down.

Table 8 • Tape and reel dimensions

Carrier tape dimensions					
Pocket	Nominal	Tolerance	Pocket	Nominal	Tolerance
Ao	4.30	±0.10	D1	1.50	+0.20/-0
Bo	4.30	±0.10	D0	1.50	+0.10/-0
Ko	1.25	±0.10	E1	1.75	±0.10
P1	8.00	±0.10	P0	4.00	±0.10
W	12.00	+0.30/-0.10	P2	2.00	±0.05
F	5.50	±0.05	T	0.30	±0.03

Ordering information

Table 9 • PE42447 order codes and shipping methods

Order code	Description	Packaging	Shipping method
PE42447B-Z	PE42447 SP4T switch	Green 20-lead 4 × 4 mm LGA	3000 units/T&R
EK42447-02	PE42447 evaluation kit	Evaluation kit	1/box

Copyright, patents, and trademark

© 2024–2026, pSemi Corporation. All rights reserved. “pSemi”, “P”, “pSemi”, and “pSemi Corporation” are registered trademarks and service marks of pSemi Corporation for the products and services for which they have been registered in the United States and foreign countries. “UltraCMOS”, “Peregrine”, and “” are registered trademarks of pSemi Corporation for the semiconductor products for which they have been registered in the United States and foreign countries. “HaRP”, “DuNE”, and “” are trademarks of pSemi Corporation for the products on or with which they are used. All other trademarks and service marks are the property of their respective owners. U.S. Patents applicable to products of pSemi Corporation include the U.S. Patents identified at <https://patents.psemi.com>. The websites <https://www.psemi.com> and <https://patents.psemi.com>, as well as documents and materials published by pSemi Corporation, are protected by copyright, with reservation of all applicable rights.

Disclaimers

The information in this data sheet is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. pSemi’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Sales contact

For additional information, contact Sales at sales@psemi.com.