# ARC2C0608

# **Document Category: Product Specification**

# Semi A Murata Company

## High-efficiency LED Backlight Driver

## **General Description**

The ARC2C0608 is an ultra-high efficiency DC/DC converter solution with integrated programmable current sinks that drive up to six LED strings. The ARC2C0608 integrates all MOSFETs and their control and driver circuitry. With its proprietary architecture, the ARC2C0608 provides the highest efficiency (>94%) possible in a 35-lead compact wafer-level chip scale package (WLCSP). The 0.4 mm pitch and high switching frequency enables small solution size aligned with the needs of the newest mobile products.

#### **Features**

- Synchronous DC/DC converter with integrated FETs
- 2-cell Li-lon battery input voltage: 4.5V to 13.2V
- Patented architecture for ultra-high LED efficiency, above 90% over entire operating range
- Integrated output disconnect switch
- Up to 30V output for maximum flexibility in assignment of LEDs to strings and selection of LED forward voltage
- 12 bits hybrid (mixed) linear dimming mode and
   10 bits logarithmic mapping
- Up to 12 bits resolution with DC or PWM dimming
- Supports direct PWM dimming for maximum flexibility and resolution
- LED brightness ramp-up/ramp-down control with programmable ramp rate and linear/logarithmic ramp profiles
- Phase-shifted PWM dimming among active strings to minimize audible noise
- 1 MHz I<sup>2</sup>C 6.0-compatible serial interface to program the brightness, or an external resistor on ISET to set the maximum brightness
- External PWM input for fine dimming resolution
- Six independently enabled current sinks, up to 30 mA per current sink, and up to 40 mA for lower string counts or lower Vout
- 0.5% typical current matching accuracy at 30 mA
- Wide range of input and output voltages with 2x charge pump ratio

- Selectable boost switching frequency from 320 kHz to 3.4 MHz
- Extensive fault protection including boost overcurrent protection, output short circuit protection, output over-voltage protection, LED open and short protection, and thermal shutdown

## **Applications**

2-cell platforms, including the following:

- Ultrabooks and ultraportable notebooks
- 2-in-1, convertible, and detachable notebooks
- Full-size tablet computers
- LCD panels
- Ultra-thin form factor mobile platforms

## Efficiency




Figure 1. Typical Boost Efficiency (6p8s)

## **Application**




Figure 2. Typical Application Circuit





## **Table of Contents**

Features1
Applications1
Efficiency1
Application1
Absolute Maximum Ratings
Recommended Operating Conditions4
Package Thermal Characteristics4
Electrical Specifications5
I <sup>2</sup> C Timing Diagram10
Pin Configuration11
Pin Descriptions12
Functional Block Diagram13
Application Circuit14
Typical Performance Data         15           LED Efficiency         15           LED Current Sinks         16
Startup Characteristics
Thermal Performance19
Detailed Description.         20           Input Sequencing Requirements.         20           Under-voltage Lockout (UVLO).         21           Output Over-voltage and Under-voltage Protection.         21           Reset and Standby Functions.         22           Boost Output Over-voltage and Under-voltage Protection.         22           Soft-Start Timeout.         22           Charge Pump Flying Capacitor Over-voltage.         23           LED Short Protection.         23           LED Open Circuit Protection.         23           Over-current and Short Circuit Protection.         23           Current Setting.         24           Boost Converter Switching Frequency.         25           Charge Pump Switching Frequency.         26           Switching Converter Compensation.         26           LED Current Output Dimming.         27           Analog Dimming.         27           Hybrid PWM (Mixed-Mode) Dimming.         28           Direct PWM (DPWM) Dimming.         29           LED Current Full-Scale or 100% Brightness.         29           LED Brightness Control.         29           DIMCODE = 00         29           DIMCODE = 01         30
DIMCODE = 10       30         DIMCODE = 11       30         Linear and Logarithmic Mapping       30         Operation with DIMCODE = 00 or 10       30         MODE Pin       31         Fade In/Out Control       31         Digital R-C Filter for Non-DPWM Mode Brightness Change       31

Input PWM Filter for Non-DPWM Mode	32
I <sup>2</sup> C Interface Bus Overview Programming the I <sup>2</sup> C Slave Address for Multiple Parts on	One I <sup>2</sup> C
Bus	33
Standard Mode, Fast Mode, and Fast Mode Plus Protocol	33
ARC2C0608 I <sup>2</sup> C Update Sequence	
Register MapSlave address: 0110000 (0x30) <sup>(1)</sup>	36
Slave address: 0110000 (0x30)(*)	36
Register Configuration Parameters	36
Detailed Register Descriptions	
Register COMMAND	37
Bit Assignment	37
Bit Description	
Register CONFIG	
Bit Assignment	
Bit Description	
Register STATUS1	
Bit Assignment	
Bit Description	39
Register STATUS2	
Bit Assignment	
Bit DescriptionRegister WLED_FADING_CTRL	40
Register WLED_FADING_CTRL	41
Bit Assignment	41
Bit Description	41
Register ILED_CONFIG	42
Bit Assignment	42
Bit Description	42
Register LEDEN	43
Bit Assignment	
Bit Description	43
Register WLED_ISET_LSB	
Bit Assignment	43
Bit Description	43
Register WLED_ISET_MSB	44
Bit Assignment	44
Bit Description	44
Register PWM_DIM_FREQ	44
Bit Assignment	44
Bit Description	44
Register CONFIG_COMP	45
Bit Assignment	
Bit Description	
Register FILTER_SETTINGS	46
Bit Assignment	46
Bit Description	
Register IMAXTUNE	
Bit Assignment	
Bit Description	
Register I2C_PASSWORD	
Bit Assignment	
Bit Description	
Register I2C_LOWER_3_BITS	
Bit Assignment	
Bit Description	47
Application Schematic	40
Application Schematic	40
Application Circuit Part List	49
Component Selection	
Layout Example	50
Dackaging Information	E4
Packaging Information	
Package DrawingPCB Land Design Guidelines	51
ECO LADO DESION GUIDENNES	





Tape and Reel Specification	. 53
Ordering Information	.54



## **Absolute Maximum Ratings**

Exceeding absolute maximum ratings listed in Table 1 could cause permanent damage. Restrict operation to the limits in Table 2. Operation between operating range maximum and absolute maximum for extended periods could reduce reliability.

#### **ESD Precautions**

When handling this device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, do not exceed the rating specified in Table 1.

Table 1. ARC2C0608 Absolute Maximum Ratings

Parameter	Min	Max <sup>(1)</sup>	Unit
VIN to AGND	-0.3	17.6	V
VDD, VDDIO, PWM, COMP, EN, ISET, MODE, FSET, SCL, and SDA to AGND	-0.3	6	V
VDDP to AGND	-0.3	8	V
VOUT, C1, C2 to PGND	-0.3	32	V
LEDx to AGND	-0.3	26.4	V
AGND to PGND	-0.3	0.3	V
LX, VX, P1, and P2 to PGND	-0.3	17.6	V
VX to LX	-0.3	17.6	V
CBOOT to VDD	-0.3	17.6	V
CBOOT to LX	-0.3	6	V
C1, C2 to VX	-0.3	17.6	V
VOUT to C1, C2	-0.3	17.6	V
Storage temperature	-65	150	°C
Junction temperature (J <sub>T</sub> )	_	150	°C
Bump or lead temperature (soldering and reflow)	_	260	°C
ESD tolerance, HBM <sup>(2)</sup>	_	2000	V
ESD tolerance, CDM <sup>(3)</sup>	_	750	V

#### Notes:

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 3 of 55 www.psemi.com DOC-83410-5 – (07/2025)

These "Absolute Maximum Ratings" are stress ratings only; the notation of these conditions does not imply functional operation of
the device at these or any other conditions that fall outside the range identified by the operational sections of this specification.

<sup>2.</sup> Human body model, per JEDEC standard JS-001-2012.

<sup>3.</sup> Field-induced charge device model, per JEDEC standard JESD22-C101.



## **Recommended Operating Conditions**

Table 2 lists the ARC2C0608 recommend operating conditions. Do not operate the device outside the operating conditions listed below.

Table 2. ARC2C0608 Recommended Operating Conditions

Parameter	Min	Max	Unit
VIN input voltage range	4.5	13.2	V
VOUT output voltage range, relative to AGND or PGND	18	30	V
VX boost output voltage range	1.2 × VIN	16	V
VDDIO voltage range	1.08	3.63	V
Junction temperature range, T <sub>J</sub>	-30	+125	°C

## **Package Thermal Characteristics**

Table 3 lists the package thermal characteristics.

Table 3. Package Thermal Characteristics (1)(2)

Parameter	Max	Unit
Junction-to-ambient thermal resistance (Θ <sub>JA</sub> ), soldered thermal pad, connected to plane	44.4	°C/W
Junction-to-board thermal characterization (Ψ <sub>JB</sub> )	10.8	°C/W
Junction-to-top case thermal characterization (Ψ <sub>JC</sub> )	6.5	°C/W

#### Notes:

- Package thermal characteristics and performance are measured and reported in a manner consistent with JEDEC standards JESD51-8 and JESD51-12.
- Junction-to-ambient thermal resistance (Θ<sub>JA</sub>) is a function not only of the IC, but it is also extremely sensitive to the environment which includes, but is not limited to, board thickness, planes, copper weight/routes, and air flow. To realize the expected thermal performance, pay close attention to the board layout.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 4 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# **Electrical Specifications**

Table 4 lists the ARC2C0608 key electrical specifications at the following conditions, unless otherwise noted. Typical values are at 25  $^{\circ}$ C with 6p8s.

 $V_{IN}$  = 7.4V,  $V_{AGND}$  =  $V_{PGND}$  = 0V,  $V_{EN}$  = 1.8V,  $T_{A}$  =  $T_{J}$  = -30 °C to +85 °C

Table 4. ARC2C0608 Electrical Specifications<sup>(1)</sup>

Parameter	Symbol	Cond	itions	Min	Тур	Max	Units
Input supply							
Input voltage range	V <sub>VIN</sub>	Full parametric perfor	mance	4.5	_	13.2	V
Voltage regulator output voltage	$V_{DD}$	_		_	4.0	4.4	>
Under-voltage lockout (UVLO) threshold high	V <sub>UVLO_H</sub>	V <sub>VIN</sub> rising		_	4.275	4.45	V
Under-voltage lockout (UVLO) hysteresis	V <sub>UVLO_HYST</sub>	_		-	70	_	mV
Shutdown supply current	Ivin_sd	IVIN with VEN = 0V		_	-	1	μA
Standby supply current	IVIN_STDBY	VEN = 1.8V, I2C_ST[	DBY = 1	_	_	175	μΑ
Supply voltage for digital I/O	V <sub>DDIO</sub>	-		1.08	-	3.63	>
Supply current for digital I/O	Ivddio	EN = 0V or 1.8V, SDA VDDIO, measure at V		_	8	_	μΑ
Thermal shutdown threshold <sup>(3)</sup>	T <sub>TSD</sub>	-		_	150	_	°C
Thermal shutdown hysteresis <sup>(3)</sup>	T <sub>TSD_HYST</sub>	-	-		20	_	°C
Soft start timeout duration	_	1		_	10	_	ms
Step-up converter: boost							
			13h	_	_	_	
		I <sup>2</sup> C interface only	09n	_	_	_	
Boost switching		FSW_BOOST[4:0]	05h	_	_	_	
frequency range	fsw_boost		03h	_	-	_	MHz
		Non-I <sup>2</sup> C interface	FSET = VDD	_	2.56	_	
		only	FSET = Open	_	1.024	_	
B 4 7 1 1 1			FSET = AGND	_	0.512	_	
Boost switching frequency accuracy	_	-		-10	_	+10	%
Boost minimum off-time	Toff_boost _min	_		_	50	_	ns
Boost minimum on-time	Ton_boost_ MIN	-		_	50	_	ns
Boost low-side switch current limit, cycle-by-cycle	IBOOST_LIMIT	I <sub>LX</sub> rising		-	2.9	_	Α
VOUT-COMP transconductance <sup>(2)</sup>	g <sub>m</sub>	I <sub>LX</sub> rising		_	1.56	_	μA/V

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 5 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# ARC2C0608 LED Backlight Driver

Gm amplifier unity gain bandwidth	Fo	20 KΩ on COMP pin		_	1.9	_	MHz
Gm amplifier max source current	_	-		_	8	-	μA
Gm amplifier max sink current	_	_		_	8	_	μΑ
Step-up converter: charg	e pump						
Output voltage range <sup>(2,8)</sup>	Vouт	V <sub>VIN</sub> =4.5V~8.7V		18	_	30	V
Maximum continuous load current	Іоит	_		180	_	_	mA
Output over-current threshold	Іоит_ос	lout rising		250	-	_	mA
Output over-voltage threshold	Vout_ovp	Оvp_тн[1:0]	00 01 10	-	31.4 24 20	- - -	V
Output over-voltage hysteresis	Vout_ovp_ HYST	-		_	0.5	_	V
Accuracy of output over- voltage protection threshold	-	_		-4	ı	+4	%
LED current sinks (LED1 to LED6)							
ISET voltage	VISET	_		_	0.4	_	V
ISET pin voltage accuracy <sup>(7)</sup>	-	_		-3.25	ı	4.0	%
ISET recommended resistor range	R <sub>ISET</sub>	Excluding resistor tole	Excluding resistor tolerance		-	250	kΩ
			00	_	937.5	_	
Current multiplier	KISET	I <sup>2</sup> C register setting	01	_	1250	_	A/A
Garrent manipher	INISET	MAX_I[1:0]	10	_	1562.5	_	
			11	_	1876	_	
			00	_	15	_	
LED current full-scale	ILED MAX	I <sup>2</sup> C register setting	01	_	20	_	mA
output range	ILLD_IMAX	MAX_I[1:0]	10	_	25	_	- '''
			11	_	30	_	
Minimum sink current LED1–6	I <sub>LEDx_MIN</sub>	I <sub>LED</sub> programmed to 3	80 mA	_	7.3	_	μΑ
Leakage current	ILED_ LEAKAGE	LEDEN16 = 0, Vou	T = 26.4V	_	_	1	μA
LED current matching <sup>(4)</sup>	I <sub>LED</sub> _	I <sub>LEDX</sub> programmed to 30 mA, T <sub>A</sub> = 25 °C, DC IDAC output		_	0.5	_	%
LED current accuracy <sup>(4)</sup>	ILED_ ACCURACY	I <sub>LEDX</sub> programmed to 30 mA, T <sub>A</sub> = 25 °C, DC IDAC output		-3	_	+3	%
LED dropout voltage	V <sub>LED</sub> _ REGULATION	I <sub>LEDX</sub> programmed to 30 mA, T <sub>A</sub> = 25 °C, DC IDAC output		_	180	_	mV
LED shorted string detection threshold	_	V <sub>LEDX</sub> rising		_	6.3	_	V
Current ripple <sup>(2)</sup>	_	I <sub>LEDX</sub> programmed to DC IDAC output	30 mA, T <sub>A</sub> = 25 °C,	_	1	_	%

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 6 of 55 www.psemi.com DOC-83410-5 - (07/2025)





Internal PWM dimming							
		DIM_MODE = 0		_	0	_	
			00	_	12.5	1	
Transition point between internal PWM and analog	_	DIM_MODE = 1	01	_	25 (default)	ı	%
dimming <sup>(6)</sup>		PVWM-IX[1:0]	10	_	50	_	
			11	_	100	_	
		Non-I <sup>2</sup> C mode		_	25	_	
LED PWM output		Non-I <sup>2</sup> C mode with I	MODE pin floating	_	2.5	_	
frequency	f <sub>LEDX</sub>	DIMCODE[1:0] = 00 mode	, 10, or 01 in I <sup>2</sup> C	2.5	_	40	kHz
LED current sink minimum output pulse width	_	_		_	200	Ι	ns
Direct PWM dimming							
Direct PWM input to output timing skew	_	_		_	-25	_	ns
Logic interface (EN, PWN	l, and FSET)						
EN logic input high voltage	V <sub>IH_EN</sub>	_		1.1	_	_	V
EN logic input low voltage	V <sub>IL_EN</sub>	-		_	_	0.4	V
PWM logic input high voltage	V <sub>IH_PWM</sub>	-		0.9	_	ı	V
PWM logic input low voltage	VIL_PWM	-		_	_	0.5	V
Logic input current	I <sub>PWM, IEN</sub>	_		-1.0	_	1.0	μA
FSET input resistance	I_FSET_R	Non-I <sup>2</sup> C mode only		_	100	_	kΩ
FSET input low voltage	V <sub>IL_FSET</sub>	Non-I <sup>2</sup> C mode only		_	_	0.4	V
FSET input high voltage	VIH_FSET	Non-I <sup>2</sup> C mode only		V <sub>DD</sub> - 0.4	_	_	V
MODE pin input resistance	I_MODE_R	Non-I <sup>2</sup> C mode only		_	100	I	kΩ
MODE pin input low voltage	VIL_MODE	Non-I <sup>2</sup> C mode only		_	_	0.4	V
MODE pin input high voltage	V <sub>IH_MODE</sub>	Non-I <sup>2</sup> C mode only		V <sub>DD</sub> -	_	ı	V
PWM pin input frequency for internal PWM mode	FIPWM	-		0.2	_	40	kHz
PWM pin input frequency for direct PWM mode	F <sub>DPWM</sub>	-		0.2	_	20	KHz
PWM pin minimum input high pulse	-	_		100	_	ı	ns
PWM pin minimum input low pulse	-	_		100	_	ı	ns
I <sup>2</sup> C serial interface (SCL,	SDA, and VI	DDIO)					
VDDIO supply voltage range	V <sub>DDIO</sub>	_		1.08	_	3.63	V

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 7 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# ARC2C0608 LED Backlight Driver

SDA, SCL input high voltage	VIH	_	0.7 × V <sub>DDIO</sub>	_	3.6	V
SDA, SCL input low voltage	VıL	-	-	-	0.3 × V <sub>DDIO</sub>	V
SDA, SCL input hysteresis	V <sub>HYS</sub>	-	0.05 × V <sub>DDIO</sub>	-	_	V
SDA, SCL input current	I <sub>SCL</sub> , I <sub>SDA</sub>	-	-1	-	1	μA
SDA output low level	VoL	I <sub>SDA</sub> = 20 mA	_	-	0.4	V
I <sup>2</sup> C interface initial wait time	_	Initial wait time from EN logic high to the first I <sup>2</sup> C command	1000	-	_	μs
SDA, SCL pin capacitance <sup>(2)</sup>	C <sub>I/O</sub>	-	-	-	10	pF
I <sup>2</sup> C interface timing chara	cteristics fo	r standard mode, fast mode, and fast mod	e plus			
		Standard mode	_	_	100	
Serial clock frequency	F <sub>SCL</sub>	Fast mode	_	_	400	kHz
		Fast mode plus	_	_	1000	
		Standard mode	4.7	_	_	
Clock low period	t <sub>LOW</sub>	Fast mode	1.3	_	_	μs
·		Fast mode plus	0.5	_	_	
		Standard mode	4	_	_	
Clock high period	t <sub>HIGH</sub>	Fast mode	0.6	_	_	μs
		Fast mode plus	0.26	_	_	
BUS free time between a		Standard mode	4.7	_	_	
STOP and a START	t <sub>BUF</sub>	Fast mode	1.3	_	_	μs
condition		Fast mode plus	0.5	_	_	
		Standard mode	4.7	_	_	
Setup time for a repeated START condition	tsu:sta	Fast mode	0.6	_	_	μs
OTAIN COINGIGOR		Fast mode plus	0.26	_	_	
		Standard mode	4	_	_	
Hold time for a repeated START condition	t <sub>HD:STA</sub>	Fast mode	0.6	_	_	μs
OTAIN COINGIGOR		Fast mode plus	0.26	_	_	
		Standard mode	4	_	_	
Setup time of STOP condition	t <sub>su:sто</sub>	Fast mode	0.6	_	_	μs
Condition		Fast mode plus	0.26	_	_	
		Standard mode	0.25	_	_	
Data setup time	tsu:dat	Fast mode	0.1	_	_	μs
		Fast mode plus	0.05	_	_	
		Standard mode	0	-	_	
Data hold time	thd_dat	Fast mode	0		_	μs
		Fast mode plus	0	-	_	
Pico timo of SCI pignal		Standard mode	_	-	1	
Rise time of SCL signal	trcl	Fast mode	0.02	_	0.3	μs

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 8 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## ARC2C0608 LED Backlight Driver

		Fast mode plus	_	_	0.12	
		Standard mode	_	_	0.3	
Fall time of SCL signal	t <sub>FCL</sub>	Fast mode	_	_	0.3	μs
		Fast mode plus	-	_	0.12	
		Standard mode	_	_	1	
Rise time of SDA signal	t <sub>RDA</sub>	Fast mode	0.02	_	0.3	μs
		Fast mode plus	_	-	0.12	
		Standard mode	_	_	0.3	
Fall time of SDA signal <sup>(2)</sup>	t <sub>FDA</sub>	Fast mode	20 × V <sub>DDIO</sub> / 5.5V	-	0.3	μs
		Fast mode plus	20 × V <sub>DDIO</sub> / 5.5V	-	0.12	
		Standard mode	_	_	3.45	
Data valid time	t∨D	Fast mode	_	_	0.9	μs
		Fast mode plus	-	_	0.45	
		Standard mode	_	_	3.45	
Data valid acknowledge time	t∨DA	Fast mode	_	_	0.9	μs
		Fast mode plus	_	-	0.45	
0 " 1 16 024		Standard mode	_	_	400	
Capacitive load for SDA and SCL	A C <sub>BUS</sub>	Fast mode	_	-	400	pf
		Fast mode plus	_	_	550	

#### Notes:

- 1. The minimum and maximum specifications are 100% production tested at T<sub>A</sub> = 25 °C, unless otherwise noted. Limits over the operating range are guaranteed by design.
- 2. Guaranteed by design.
- 3. Thermal shutdown is not production tested.
- The LED current accuracy is defined/tested as: 100 × (ILED\_AVG-ILED\_Target)/ILED\_AVG. The sink current matching is defined/tested as (ILED\_MAX-ILED\_MIN)/ILED\_AVG.
- 5. Dropout voltage is the LEDx voltage at which the current has decreased by 1% relative to its value when the LEDx voltage is 1V.
- 6. The default is 25%. It can be trimmed to 0, 12.5%, 50%, or 100% if needed for non-I<sup>2</sup>C mode.
- 7. If the ISET pin is used the LED full scale current is trimmed to compensate for voltage variation.
- 8. At very light loads in DCM mode, VOUT could be higher than expected. However, the LED current regulation is not adversely affected.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 9 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# I<sup>2</sup>C Timing Diagram

Figure 3 shows the ARC2C0608 serial interface timing for standard mode, fast mode, and fast mode plus.





Figure 3. Serial Interface Timing Diagram for Standard Mode, Fast Mode, and Fast Mode Plus

Page 10 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# Pin Configuration

Figure 4 shows the ARC2C0608 pin map for the 2.985 mm × 2.315 mm WLCSP.



Top View (Bumps on Bottom

Figure 4. Pin Configuration (Top View, Bumps on Bottom)

Page 11 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# **Pin Descriptions**

Table 5 lists the ARC2C0608 pin descriptions. For the capacitor and inductor selection guidelines, see Component Selection on page 49.

Table 5. ARC2C0608 Pin Descriptions

Pin No.	Pin Name	Description
D6	VIN	Input voltage, battery power supply pin.
D2, E2	LX	Fully synchronous switching node for the boost power inductor, which connects between LX and the input voltage.
E5	MODE	Float this pin or tie it to ground or VDD (LDO output only) to select one of three LED current output options in non-I <sup>2</sup> C mode. For details, see the Application Schematic on page 48.
D4	C1	Externally connect the charge pump fly capacitor between C1 and P1.
E4	C2	Externally connect the charge pump fly capacitor between C2 and P2.
C3	P1	Phase node for charge pump fly capacitor C1.
C2	P2	Phase node for charge pump fly capacitor C2.
C1	CBOOT	Bootstrap capacitor for Boost stage high side FET.
D3, E3	VX	Charge pump input node, internally driven by output of boost converter. Connect externally to CX capacitor. For details, see the Application Schematic on page 48.
E7	VOUT	Power converter output voltage. Connect to the high side of all LED strings.
B7	PWM	PWM dimming input for brightness control. If not used, connect to VDD.
B5	COMP	Compensation pin.
A1-A6	LEDx	Individual LED current sink. Connect to the low side of the individual LED strings.
B4, C4,	AGND	Analog ground. Tie externally to the ground plane.
B2, B3, D1, E1	PGND	Power ground. Tie externally to the ground plane. High current path.
E6	SCL	Serial clock for I <sup>2</sup> C bus. Also used in non-I <sup>2</sup> C mode for current setting using IMAXTUNE.
D5	SDA	Serial data for I <sup>2</sup> C bus. Also used in non-I <sup>2</sup> C mode for current setting using IMAXTUNE.
D7	ISET	LED current setting pin. Connect a resistor from this pin to AGND to set the full-scale LED current in non-l <sup>2</sup> C mode or when the ISET_EXT bit is set to high in l <sup>2</sup> C mode.
C6	VDDIO	Digital I/O supply voltage for the I <sup>2</sup> C interface.
B1	VDD	Internal LDO output pin. Connect capacitor CVDD between this pin and AGND. Use this pin to power FSET and MODE. Can also be used as pull up for PWM, (and SDA and SCL in non-I <sup>2</sup> C mode).
A7	VDD	Short this pin to the VDD pin.
B6	EN	Enable input.
C7	FSET	Float this pin or tie it to ground or VDD (LDO output only) to set the boost switching frequency in non-I <sup>2</sup> C mode. For details, see the Application Schematic on page 48.
C5	NC	Not connected internally. Can be connected to ground plane.

Page 12 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## **Functional Block Diagram**

Figure 5 shows the ARC2C0608 functional block diagram.




Figure 5. ARC2C0608 Functional Block Diagram

Page 13 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# **Application Circuit**

Figure 6 shows the ARC2C0608 application circuit schematic.




Figure 6. I<sup>2</sup>C Interface Application Schematic




# **Typical Performance Data**

#### **LED Efficiency**

Figure 7–Figure 10 show the ARC2C0608 typical performance data under the following conditions, unless otherwise specified:

- VIN = 7.4V
- L = 15 µH TDK VLF504015-150M
- C<sub>OUT</sub> = 4.7 µF
- LED V = 2.85V (typ)
- 512 kHz boost frequency






Figure 7. 6p7s LED Efficiency




Figure 8. 6p8s LED Efficiency




Figure 9. 6p9s LED Efficiency

Figure 10. 6p10s LED Efficiency

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 15 of 55 www.psemi.com DOC-83410-5 - (07/2025)

100%

80%



#### **LED Current Sinks**

Figure 11 and Figure 12 show the ARC2C0608 typical performance data under the following conditions, unless otherwise specified:

- VIN = 7.4V
- L = 15 µH TDK VLF504015-150M
- Cout = 4.7 µF
- LED V = 2.85V (typ)
- 512 kHz boost frequency




Figure 11. LED Mismatch in Linear Mode

Figure 12. LED Accuracy in Linear Mode

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 16 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# **Startup Characteristics**

## Startup Waveforms in Non-I2C Mode

Figure 13–Figure 15 show the ARC2C0608 startup characteristics under the following conditions, unless otherwise specified:

- VIN = 7.4V
- L = 15 µH TDK VLF504015-150M
- C<sub>OUT</sub> = 4.7 μF
- LED V = 2.85V (typ)
- 512 kHz boost frequency




Figure 13. Startup Under 99% PWM Condition, 6p8s Configuration

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 17 of 55 www.psemi.com DOC-83410-5 - (07/2025)






Figure 14. Startup Under 50% PWM Condition, 6p8s Configuration




Figure 15. Startup Under 1% PWM Condition, 6p8s Configuration

Page 18 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## **Thermal Performance**

Figure 16 shows the ARC2C0608 thermal performance under the following conditions:

- 6p9s configuration
- 180 mA
- 7.4V VIN
- 1.5 mm, 15-µH inductor (TDK VLF504015-150M)
- The board temperature is 24.5 °C.
- The ambient temperature (T<sub>A</sub>) is 22.3 °C.
- The maximum temperature is 40.5 °C close to the center of the ARC2C0608 die.




Figure 16. ARC2C0608 Thermal Performance

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 19 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## **Detailed Description**

The ARC2C0608 uses a proprietary architecture with a charge pump driven by a synchronous boost converter to achieve high peak efficiencies and superior efficiency over the dual-cell lithium battery input voltage range. This architecture further realizes excellent performance across a range of LED forward voltages, allowing freedom in the LED selection.

The ARC2C0608 supports 1–6 LED strings. Tie unused LEDx pins to ground. This provides maximum design flexibility for a wide variety of LCD screens.

The ARC2C0608 supports I<sup>2</sup>C and non-I<sup>2</sup>C operation. It can be configured through I<sup>2</sup>C interface or external settings and allows combined I<sup>2</sup>C command settings with the PWM signal to adjust the LED brightness.

The ARC2C0608 provides a full set of protection features to ensure robust system operation that includes the following:

- Input voltage under-voltage lockout (UVLO)
- Thermal shutdown (TSD)
- Boost and charge pump over-current protection (OCP)
- Boost and charge pump output over-voltage and under-voltage protection (OVP and UVP)
- LED open and short detection

#### Input Sequencing Requirements

VDDIO determines if the device starts up in I<sup>2</sup>C or non-I<sup>2</sup>C mode. This input can be applied before or after VIN or EN, but it must be taken high (for I<sup>2</sup>C mode) or low (for non-I<sup>2</sup>C mode) before both VIN and EN are asserted. Do not leave VDDIO floating. With VDDIO already established, both VIN and EN must be asserted high before VDD comes up and the ARC2C0608 becomes operational. In I<sup>2</sup>C mode, the first command can be given 1 ms after both VIN and EN are asserted.




Figure 17. Input Sequencing Logic Diagram

If the part is enabled in non-I $^2$ C mode, VDDIO must be connected to the ground plane with a low inductance trace. In I $^2$ C mode, VDDIO can vary within its allowable voltage range. If this voltage drops too low, I $^2$ C communication stops. However, the device retains all its register values. I $^2$ C communication can resume 5  $\mu$ s after VDDIO becomes stable within its allowable voltage range.

In I<sup>2</sup>C mode, SCL and SDA serve as the clock and data lines. In non-I<sup>2</sup>C mode, SCL and SDA can be used to select between the four IMAXTUNE settings, depending on whether the pins are logic low or high.

@2019-2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 20 of 55 www.psemi.com DOC-83410-5 – (07/2025)



The sequence for the PWM pin does not matter. It can be switched according to the application requirements while all other signals are being turned on and off. Table 6 lists the various ARC2C0608 input conditions.

Table 6. Input Conditions

VIN	EN	VDDIO	SCL	SDA	PWM	Device Status
Low	_(*)	_	-	_	Switching	Non-operational
High	Low	_	-	_	Switching	Non-operational
High	High	Low	IMAXTUNE setting	IMAXTUNE setting	Switching	Non-I <sup>2</sup> C operation
High	High	High	Clock	Data	Switching	I <sup>2</sup> C operation
Note: * A dash (–) in this table denotes that the level can be either high or low and does not affect operation.						

#### Under-voltage Lockout (UVLO)

The ARC2C0608 continuously monitors the VIN input. If the VIN voltage drops below approximately 4.3V, the ARC2C0608 immediately shuts down.

#### Output Over-voltage and Under-voltage Protection

The ARC2C0608 protects against excessive output voltage by initiating over-voltage protection (VOUT\_OVP) when VOUT rises above the over-voltage threshold Vout\_over. When a VOUT OVP occurs, the VOUT\_OVP bit of the STATUS1 register is set to 1, and the ARC2C0608 turns off the boost converter. The boost converter automatically restarts after an OVP event when VOUT decreases below the threshold plus 0.5V typical hysteresis.

The over-voltage threshold can be configured through the OVP\_TH[1:0] bits in the COMMAND register. The accuracy of each over-voltage threshold is ±5%.

Table 7. Over-voltage Threshold

OVP_TH[1:0]	VOUT Over-voltage Threshold (V)
00	31.4
01	24
10	20

In non-I<sup>2</sup>C mode, the OVP threshold is fixed at 31.4V.

Select the output over-voltage threshold with enough voltage margin above the highest expected operating VOUT voltage in the application to ensure proper LED open or grounded string fault detection. The highest expected operating VOUT voltage is a function of the number of series LEDs used, the highest LED forward voltage expected, and the regulation voltage at the LED pins during the maximum LED current used in the application per channel.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 21 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## Reset and Standby Functions

Table 8 lists the RESET and Standby states when the ARC2C0608 uses the  $I^2C$  interface. For all modes, UVLO high = POR IC (entire chip shutdown).

Table 8. RESET and Standby States in I<sup>2</sup>C Mode

EN Pin Logic Level	PC_STANDBY Bit	LEDEN[6:1] Bits	Reset Bit	Device Status	Device Circuit Block Status	PC register
0	_*	_	_	OFF	None	Cleared
1	0	0	0	Ready	References ON, Boost/CP off, LED drivers on standby	I <sup>2</sup> C accessible
1	0	>0	0	ON	All ON	I <sup>2</sup> C accessible
1	1	-	_	Standby	All off except UVLO + critical reference circuits	I <sup>2</sup> C accessible
1	0	-	1 (self- clearing)	Reset -> Ready (self- clearing)	Ready state after self-clearing reset	Cleared
Note: * A dash (–) in this table denotes that the level can be either high or low and does not affect operation.						

The STATUS1 and STATUS2 register bits are all cleared upon read, so the repeated read-back of a logic-high fault bit indicates that the fault event remains persistent. The LED\_OPEN and LED\_SHORT bits of the STATUS2 register require the faulted string's LEDEN[n] or all enabled LEDEN[n] to be reset low, and then the bits to be read, for them to be cleared.

## Boost Output Over-voltage and Under-voltage Protection

The ARC2C0608 monitors the boost output (VX) voltage by initiating over-voltage protection (VX\_OV) when VX rises above a typical over-voltage threshold of 17V. When a VX OVP occurs, the VX\_OVP bit of the STATUS1 register is set to 1, and the ARC2C0608 turns off the boost converter. The boost converter automatically restarts after a VX\_OV event when VX decreases below the VX\_OV threshold.

If the boost output voltage (VX) falls below VIN-1.5V after the LED current sinks have turned on, the ARC2C0608 shuts down the switching converter and the LED current sinks immediately and the VX\_UV register bit in the STATUS1 register is set to 1. The switching converter and the LED current sinks remain latched off and do not start unless the part is shutdown or reset as listed in Table 8.

#### Soft-Start Timeout

The ARC2C0608 implements a soft-start timeout fault. If the output voltage does not rise above 2x the input voltage within 10 ms, the switching converter and the LED current sinks are disabled. The SS\_TIMEOUT bit in the STATUS1 register is set to 1. This is a latched fault. The ARC2C0608 does not start up until a reset event occurs, such as by toggling EN low or setting the RESET bit in the CONFIG4 register (which clears itself).

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 22 of 55 www.psemi.com DOC-83410-5 – (07/2025)



#### Charge Pump Flying Capacitor Over-voltage

The ARC2C0608 monitors the flying capacitor voltage relative to the VOUT voltage. When the voltage between the flying capacitor pins C1, C2, and VOUT exceed 18V typical, the switching converter and the LED current sinks are disabled immediately. The CAP\_OVP bit of the STATUS1 register is set to 1. The ARC2C0608 does not start up until a reset event occurs, such as by toggling EN low or setting the RESET bit in the COMMAND register (which resets itself).

#### **LED Short Protection**

The ARC2C0608 includes a fault comparator on each LEDx pin to detect a shorted LED condition. This comparator enables when at least one LED pin is in regulation and the shorted LED fault is triggered when an LEDx voltage rises above the shorted LED voltage threshold. The shorted LED voltage threshold can be programmed to 4.35V, 4.85V, 5.25V, and 5.75V by using the CONFIG3 register LED\_SHORT\_VTH[1:0] bits. This fault condition can occur when some LEDs in a string are electrically bypassed, making that LED string shorter than the other LED strings. The threshold level is referenced to ground.

The reduced forward voltage causes the current sink attached to that string to have a higher voltage than other current sinks, which could cause overheating of that current sink. When this fault is detected, the faulty current sink is disabled, and an LED short fault is recorded in the STATUS1 register. The faulty current sink can only be re-enabled by turning off all LED current sinks first, or if a reset event occurs.

#### LED Open Circuit Protection

When one of the LED strings is open, the output rises until it crosses the VOUT OVP threshold. Any string under regulation at that moment is blocked from controlling VOUT, resulting in the output decreasing to a level needed to regulate the remaining non-open LED strings. An LED open fault is recorded in the STATUS2 register.

If the open LED string is reconnected, the LED current sink re-establishes the current to the level based on the output voltage, but it is not allowed to control the VOUT voltage. To re-enable the output control for any faulted strings, turn off all LEDs or reset the part.

#### Over-current and Short Circuit Protection

The boost converter has a cycle-by-cycle over-current limit of 2.3A typically but starts up initially with a derated over-current limit of 1.0A typically for soft-start. The boost low-side switch turns off when the inductor current reaches the current limit threshold and remains off until the beginning of the next switching cycle. This fault is not reported in the STATUS1 or STATUS2 registers.

For more severe over-current faults in which the cycle-by-cycle over-current limit cannot prevent the inductor current from continuing to ratchet up, a secondary over-current protection is implemented. When the inductor current through the boost low-side switch exceeds 3.9A, the converter and the LED current sinks are disabled immediately. The BST\_ILIM\_SEC bit in the STATUS1 register is set and is cleared upon read. The switching converter and LED current sinks remain latched off and do not restart unless the part is shutdown or reset.

A separate short-circuit detection is implemented if the current drawn from the VOUT pin exceeds more than 250 mA, the LED current sinks are disabled, and the output is disconnected from the charge pump. The DISC\_OCP bit in the STATUS1 register is set. The LED current sinks are enabled again when the VOUT pin fault is removed.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 23 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## **Current Setting**

In I<sup>2</sup>C mode, the maximum current of the LED outputs is set by the MAX\_I[1:0] register bits in the ILED\_CONFIG register. The default maximum current is 30 mA per LED string with three further settings available: 25 mA, 20 mA, and 15 mA.

Fine tuning of the maximum current of the LED outputs can be set in I<sup>2</sup>C mode by the IMAXTUNE[5:0] register bits in the ILED\_CONFIG register. This allows incremental increases in the maximum output current from the MAX\_I[1:0] setting mentioned above, in 6-bit resolution (64 steps) over a range from 0% to 41.5%, and at an average increase of 0.55% per step.

In non-I<sup>2</sup>C mode, you can use the SDA and SCL pins to select the four trim levels from the IMAXTUNE[5:0] register as listed in Table 9.

Table 9. Four IMAXTUNE[5:0] Trim Levels

SDL	SCL	IMAX Per String Increase	Corresponding IMAXTUNE[5:0] Register Value
0	0	MAX_I + 0%	0x00
0	1	MAX_I + 2.41%	0x05
1	0	MAX_I + 4.96%	0x0A
1	1	MAX_I + 7.64%	0x0F

In addition, the maximum current can be adjusted by an external resistor, R<sub>ISET</sub>, connected between the ISET pin and ground, when the ISET bit in the LEDEN register is set to 1. R<sub>ISET</sub> controls the full-scale LED current along with the current determined by the MAX I register bits as follows:

$$I_{LED\_FULL} = \frac{0.4}{R_{ISET}} * K_{ISET}$$

The  $R_{\text{ISET}}$  range is 24.9–250 K $\Omega$ . In PWM mode, the output current of the LED can be calculated from the duty cycle of the PWM input as follows:

$$I_{LED} = \frac{0.4}{R_{ISET}} * K_{ISET} * PWM Duty Cycle$$

In non-I $^2$ C mode, the above formula applies with  $K_{ISET}$  = 1875. This value is factory trimmed. For other options, contact pSemi.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 24 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## **Boost Converter Switching Frequency**

In I<sup>2</sup>C mode, the ARC2C0608 boost converter provides a wide frequency selection to meet your requirements. The FSW BOOST[4:0] bits in the CONFIG register set the boost switching frequency, as listed in Table 10.

In non-I<sup>2</sup>C mode, the boost switching frequency is set by the FSET pin, which is sampled once at startup. Changing the FSET pin bias after boost switching has started does not change the boost switching frequency. Table 10 shows the boost switching frequency settings through the I<sup>2</sup>C register value. Table 11 shows how FSET determines the boost frequency in non-I<sup>2</sup>C mode.

The choice of inductor, charge pump fly capacitors, and compensation components depends on the selected boost switching frequency for proper part operation. For the recommended component types and values, contact pSemi.

Table 10. FSW\_BOOST[4:0] Bits in the CONFIG Register

Division of Master	Frequency (kHz)	FSW_BOOST[4:0] Hex Code	FSW_BOOST[4:0] Binary Code	Non-l <sup>2</sup> C
3	3413.33	2	00010	_
4	2560.00	3	00011	_
5	2048.00	4	00100	_
6	1706.67	5	00101	_
7	1462.86	6	00110	_
8	1280.00	7	00111	_
9	1137.78	8	01000	Tie to VDD
10	1024.00	9	01001	_
11	930.91	A	01010	_
12	853.33	В	01011	_
13	787.69	С	01100	_
14	731.43	D	01101	Floating
15	682.67	E	01110	_
16	640.00	F	01111	_
17	602.35	10	10000	_
18	568.89	11	10001	_
19	538.95	12	10010	_
20	512.00	13	10011	Tie to GND
21	487.62	14	10100	-
22	465.45	15	10101	_
23	445.22	16	10110	-
24	426.67	17	10111	-
25	409.60	18	11000	_
26	393.85	19	11001	-
27	379.26	1A	11010	_
28	365.71	1B	11011	_
29	353.10	1C	11100	_
30	341.33	1D	11101	_
31	330.32	1E	11110	_
32	320.00	1F	11111	-

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 25 of 55 www.psemi.com DOC-83410-5 – (07/2025)



Table 11. FSET Pin Bias and Boost Frequency in Non-I2C Mode

FSET Pin Bias	Boost Frequency (kHz)		
Shorted to V	1138		
Open	731		
Shorted to ground	512		

## Charge Pump Switching Frequency

Table 12 lists the relationship between the LED brightness setting and the charge-pump frequency ratio from the boost switching frequency.

Table 12. LED Current Settings and Charge-Pump Frequency Ratio

LED Current Setting	Charge Pump Frequency Ratio
100% –75%	/2
75% –50%	/4
50% –0%	/8

#### **Switching Converter Compensation**

The switching converter operates in hybrid voltage-mode control and uses external compensation. pSemi recommends Type-II compensation, which requires the three external components shown in Figure 18.




Figure 18. Compensation Components

When the I<sup>2</sup>C register bit EX\_COMP=0, the ARC2C0608 has the C8 and R4 zero components populated internally and only requires dominant pole capacitor C9 to connect to the COMP pin. The SEL\_ZERO2[1:0] and SEL\_ZERO1[1:0] I<sup>2</sup>C register bits can internally adjust the values of C8 and R4 over a limited range.

For more compensation control, set the EXT\_COMP register bit to 1, which requires all three components to be populated externally.

The default compensation mode when using a non-I<sup>2</sup>C interface is with internal zero components only (EXT COMP=0). For compensation recommendations for your application, contact pSemi.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 26 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## **LED Current Output Dimming**

The ARC2C0608 supports four LED current output dimming options for maximum application flexibility in choosing among low noise, converter efficiency, optical efficiency, and minimal WLED color shift at low brightness levels. These options are Analog, Phase Shift PWM, Hybrid PWM (Mixed-mode), and Direct PWM (DPWM) dimming.

#### **Analog Dimming**

In I²C mode, when ILED\_CONFIG bit 6, DIM\_MODE is set to 0, dimming is set to analog only. In analog dimming, the LED current sink output is always a DC current across the entire brightness range. As brightness is reduced, the LED current sink output DC level decreases, which also decreases the LED forward voltage. The adaptive output voltage regulation loop decreases the VOUT voltage at the top of the LED strings, which can also reduce power dissipation in the switching converter. Operating the LEDs with DC current output also minimizes noise in the system. When using a non-l²C interface, the full-scale output current per channel can be scaled using an external resistor,  $R_{\rm ISET}$ , connected between the ISET pin and analog ground. The tolerance of the external resistor  $R_{\rm ISET}$  directly affects the accuracy of the LED current sink output, so pSemi recommends using a precision resistor. The recommended  $R_{\rm ISET}$  resistor range is 24.9–250 k $\Omega$ , with 25 k $\Omega$  corresponding to a 30-mA full-scale current output per channel when the register bits MAX\_I[1:0]=11.

#### Phase Shift PWM Dimming

In I<sup>2</sup>C mode, when ILED\_CONFIG register bit 6, DIM\_MODE bit is set to 1, dimming is set to mixed dimming. In this mode, the mixed dimming block generates phase-shifted PWM signals to dim active LED strings when the required LED current is below the threshold set by the PWM\_IX register bits. The phase difference between active strings is automatically adjusted to 360 degrees divided by the number of active strings. This phase shifting reduces noise in the audio band.

Because the input code is a 12-bit value, the PWM generator uses the eight bits of the 0x08 register for the MSB portion mapped as bits WLED\_ISET[11:4], and the upper nibble of register 0x07 for the LSB portion mapped as bits WLED\_ISET[3:0]. Depending on the PWM frequency selected, the lower bits are truncated. Figure 19 shows how the register bits are used.




Figure 19. Relationship Between Frequency and Resolution in Phase Shift PWM Dimming

The LED intensity is updated at the start of every LED output PWM cycle with the frequency set by the PWM\_DIM\_FREQ[2:0] bits.

If the PWM frequency is set at 40 kHz, only the WLED\_ISET\_MSB register at address 0x08 is considered. For a higher resolution and lower frequencies, write first to the upper four bits of the WLD\_ISET\_LSB register at address 0x07, and then the WLED\_ISET\_MSB register. The minimum PWM pulse width is typically 200 ns with a resolution of 97.66 ns.

In non-I2C mode, when the MODE pin is floating, the phase-shifted PWM scheme is enabled.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 27 of 55 www.psemi.com DOC-83410-5 – (07/2025)



#### Hybrid PWM (Mixed-mode) Dimming

The ARC2C0608 allows a mixed dimming output scheme for better optical efficiency. The switch point from analog to PWM dimming is set by register bits DIM\_MODE=1 and PWM\_IX[1:0], and can be 0%, 12.5%, 25%, 50%, or 100% of the brightness range. 0% means that analog dimming is used across the whole brightness range and 100% means that PWM dimming is used across the whole brightness range. In the brightness range above the switch point, analog dimming is adopted, and below the switch point PWM dimming is adopted. With this arrangement, good optical efficiency at low brightness levels is achieved.

- PWM\_IX[1:0]=11 results in a DC output current only when the LED brightness setting is at 100%, otherwise
  the LED current sink switches off and on to 100% of its full-scale output level.
- PWM\_IX[1:0]=10 results in a DC output current only when the LED brightness setting is at 50% or greater, otherwise the LED current sink switches off and on to 50% of its full-scale output level.
- PWM\_IX[1:0]=01 results in a DC output current only when the LED brightness setting is at 25% or greater, otherwise the LED current sink switches off and on to 25% of its full-scale output level.
- PWM\_IX[1:0]=00 results in a DC output current only when the LED brightness setting is at 12.5% or greater, otherwise the LED current sink switches off and on to 12.5% of its full-scale output level.

Figure 20 shows an example of the LED current output for any one channel at the PWM IX[1:0]=01 setting.




Figure 20. Mixed-Mode Dimming

The choice of four brightness transition points between analog dimming and PWM dimming at the LED current sink output provides flexibility in optimizing between good optical efficiency and good matching of the LED brightness and color shift. Because the LED current output peak during PWM dimming scales proportionally with the brightness transition point, the LED current pulse width must also scale inversely for a given brightness setting. For example, at a 10% LED brightness setting, the LED current pulse width at PWM\_IX[1:0] = 01 (25% transition point) is four times longer than at PWM\_IX[1:0] = 11 (PWM-only dimming) to get an equivalent output brightness. The minimum controllable LED current on pulse or off pulse is typically 200 ns.

When using a non-l<sup>2</sup>C interface, the brightness transition point between analog dimming and PWM dimming is fixed at 25%. For alternative transition point options, contact pSemi.

When the LED current outputs are PWM dimming, their switching frequency can be selected from one of five frequency settings between 2.5–40kHz using the PWM\_DIM\_FREQ[2:0] register bits. When using a non-I<sup>2</sup>C interface, the PWM dimming frequency of the LED current outputs is fixed at 2.5 kHz. For alternative frequency options, contact pSemi.

In general, the dimming resolution at the LED current output relates to the PWM dimming frequency and the hybrid transition point, with a higher resolution achieved with a lower PWM dimming frequency and lower transition point. For example, for a 25% transition point, a 12-bit resolution is possible at the 10 kHz PWM\_DIM\_FREQ[2:0] = 010 setting or lower, an 11-bit resolution is possible at the 20 kHz PWM\_DIM\_FREQ[2:0] = 011 setting, and so forth.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 28 of 55 www.psemi.com DOC-83410-5 – (07/2025)



To help reduce audible noise, the LED current pulses during PWM dimming are always phase-shifted, which reduces the current and voltage ripple on the output capacitor. The equivalent PWM frequency seen by this output capacitor is increased by the number of enabled LED channels. The phase shift between each LED channel is equal to 360° divided by the number of enabled LED channels. This phase shift automatically adjusts as the number of enabled LED channels is changed during operation.

## Direct PWM (DPWM) Dimming

The brightness is directly proportional to the duty cycle applied at the PWM pin. The LED current outputs are no longer phase-shifted but are synchronized with the timing edges at the PWM pin.

In I<sup>2</sup>C mode, when the DIMCODE register bits are set to 11, the direct PWM dimming mode is selected. In non-I<sup>2</sup>C mode, tying the MODE pin to the VDD pin selects direct PWM dimming.

In direct PWM dimming mode, the input PWM signal switches the LED strings on and off directly, with the LED current on when PWM is high. The mixed dimming block is bypassed, and there is no phase shift among the LED strings. The minimum PWM pulse width allowed under direct PWM dimming is 200ns. The PWM input frequency range is from 200 Hz–20 KHz in this mode.

## LED Current Full-Scale or 100% Brightness

The maximum LED Current full-scale can be programmed using either I<sup>2</sup>C or an external resistor, both of which provide fine tuning. In non-I<sup>2</sup>C mode, the current set by the ISET resistor can be trimmed upwards by four set levels using the SDA and SCL pins. For more details on these options, see Current Setting on page 24.

## **LED Brightness Control**

The LED brightness is controlled by the duty cycle of the PWM input signal, the WLED\_ISET[11:0] bits written using the I<sup>2</sup>C interface, or both. The register bits DIMCODE[1:0] sets up the four dimming schemes described in this section.

#### DIMCODE = 00

When DIMCODE=00, the LED current is controlled by the PWM input duty cycle. The PWM detector block extracts the duty cycle of the PWM input signal. The duty cycle goes through a mapping to generate the brightness code. The resulting code goes into the mixed dimming block to generate a DC current level or six phase-shifted PWM signals to control the LED strings.

In non- I<sup>2</sup>C mode, the LED dimming is controlled by the PWM input only, with the full-scale current set by the resistor on the ISET pin.




Figure 21. DIMCODE = 00

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 29 of 55 www.psemi.com DOC-83410-5 - (07/2025)



#### DIMCODE = 01

When DIMCODE=01, the LED current is controlled by the WLED\_ISET[11:0] bits via I<sup>2</sup>C. The register codes go through a mapping first, then through the mixed dimming block to generate DC current or six phase-shifted PWM signals to control the LED strings.




Figure 22. DIMCODE = 01

#### DIMCODE = 10

When DIMCODE=10, the LED current is controlled by both the PWM input duty cycle and the WLED\_ISET[11:0] bits though I<sup>2</sup>C. The WLED\_ISET[11:0] bits go through a mapping and are multiplied by the PWM-based brightness code. After multiplication, the resulting code goes into the dimming block to generate DC current or six phase-shifted PWM signals to control the LED strings.




Figure 23. DIMCODE = 10

#### DIMCODE = 11

When DIMCODE=11, direct PWM dimming is enabled. Under this setting, the input PWM signal turns the active LED strings on and off directly and the internal decoding circuitry and mixed dimming block are bypassed. The minimum input PWM pulse width is limited to 200 ns under direct PWM dimming.

## Linear and Logarithmic Mapping

In linear mapping mode, the dimming settings presented either through the PWM input or the WLED\_ISET[11:0] bits are translated linearly into the time-averaged LED current. This is the default setting.

For better visual experience, the ARC2C0608 can also translate the dimming settings through a logarithmic mapping to produce the LED current. To enable this feature, set the LOG\_MODE bit to 1 in the ILED\_CONFIG register. There are 1023 possible brightness states in this mode.

#### Operation with DIMCODE = 00 or 10

In these modes, the ARC2C0608 PWM input frequency range is from 200 Hz–40 KHz. The input frequency is independent of the PWM output frequency, which is the six-phase LED current switching frequency. In I<sup>2</sup>C mode, the PWM output frequency is set by the PWM\_DIM\_FREQ register. In non-I<sup>2</sup>C mode, the PWM output frequency is fixed at 2.5 kHz.

Because the on-chip clock is 10.24 MHz, the full 12-bit dimming resolution can only be implemented with a 2.5 KHz PWM input signal or lower (10.24 MHz/2<sup>12</sup> = 2.5 kHz). Higher PWM input frequencies have reduced dimming resolution, with eight bits of dimming resolution available at 40 KHz.

The same resolution limitation occurs with the PWM output frequency. This effect is most pronounced with 100% PWM dimming (PWM\_IX[1:0] = 11). When using 25% PWM dimming, a 40 kHz PWM output frequency provides 10 bits of dimming resolution relative to the full-scale LED output current (10.24 MHz/2<sup>10</sup>/25% = 40 kHz).

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 30 of 55 www.psemi.com DOC-83410-5 - (07/2025)



#### **MODE Pin**

In non-I<sup>2</sup>C mode, the MODE pin enables analog dimming, phase-shifted PWM dimming, or direct PWM dimming. This pin is sampled once at startup. Changing its bias after startup does not change the dimming scheme, as listed in Table 13.

Table 13. Mode Pin and Dimming Scheme

Mode Pin	Dimming Scheme
Tied to ground	Analog dimming
Floating	Mixed dimming with a phase-shifted 2.5 kHz internally generated PWM frequency. The transition point is 25%.
Tied to VDD pin	Direct PWM dimming

#### Fade In/Out Control

The fade in/out control makes a smooth transition from one brightness value to another for a better human eye experience. The ARC2C0608 provides extensive selection of the time for brightness changes from one level to another. The fading speed is selected by the FADING\_SPEED[7:0] bits in the WLED\_FADING\_CTRL register. This register can set the speed from a 50 µs/step (0x01) to a 12.75 ms/step (0xFF), or disabled (0x00), based on your preference. For details, see Register WLED\_FADING\_CTRL on page 41.

In non-I<sup>2</sup>C mode, FADING\_SPEED[7:0] is set to 0x00 to provide full control through the PWM input.

#### Digital R-C Filter for Non-DPWM Mode Brightness Change

Due to the variability in the rate of consecutive discrete input brightness changes, it is not possible to pick a single fading speed and still produce a visibly smooth output brightness change for all use cases. To resolve this issue, an RC filter is used to filter the output brightness change response to each input brightness change.

The two RCFILTER[1:0] register bits control the coefficient of this RC time constant as shown in Table 14 for a specific case of brightness changes between 1% and 99%. The RC filter coefficient is independent of the PWM\_DIM\_FREQ[2:0] frequency settings. The RCFILTER[1:0] bits are available in I<sup>2</sup>C mode through register 0Bh bits[3:2]. This setting can only be changed when the LED strings are off.

Table 14. RC Filter and Time to Reach Steady State Output

RCFILTER[1:0]	Filter/Function Level	Time to Reach New Steady-State Output Given a Brightness Change Between 1% and 99%	
00	Disabled	0s or one PWM_DIM_FREQ[2:0] period(*)	
01	Low	~3.7s	
10	Medium	~1.7s	
11	High	~0.8s	
Note: * Depending on how the brightness change command lines up with the internal PWM clock edge.			

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 31 of 55 www.psemi.com DOC-83410-5 - (07/2025)



#### Input PWM Filter for Non-DPWM Mode

When a duty cycle is applied at the PWM pin to control brightness in non-DPWM mode, the on-time and period are sampled by the internal 10.24 MHz master clock to translate the time-domain information into binary values. As inherent with any sampling of an asynchronous signal, the sampled binary values can jitter by ±1 LSB at steady-state, which translates into jitter on the final brightness result, and this can be visible as flicker. Adding some basic filtering to this sampled system can help to eliminate this flicker at steady state.

The two PWMFILTER[1:0] register bits enable and disable this filter and control the amount of filtering. Furthermore, the filtering is dependent on the direction of the sampled PWM time-step as follows:

- If the PWM time-step has been decreasing, the sampled binary value is allowed to decrement regardless of the delta time-step size but prevented from incrementing unless the delta time-step size is greater than or equal to the programmed filter threshold.
- If the PWM time-step has been increasing, the sampled binary value is allowed to increment regardless of the delta time-step size but prevented from decrementing unless the delta time-step size is greater than or equal to the programmed filter threshold.

Table 15. PWM Filter and Time Step Settings

PWMFILTER[1:0]	Minimum PWM Time Step Size
00	Disabled
01	2 steps
10	4 steps
11	8 steps

#### I<sup>2</sup>C Interface Bus Overview

The I<sup>2</sup>C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through the open drain I/O pins, SDA, and SCL. A master device—such as a microcontroller or a digital signal processor—controls the bus. The master is responsible for generating the SCL signal and managing the device slave addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives or transmits data on the bus under the control of the master device.

The ARC2C0608 operates as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C-Bus specification:

- Standard mode (100 Kbps)
- Fast mode (400 Kbps)
- Fast mode plus (1 Mbps)

The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. The register contents remain intact if the following occur:

- The VIN voltage remains above 4.45V,
- The EN pin remains a logic high, and
- The VDD regulator output voltage remains above 3.0V.

Because the data transfer protocol for standard and fast modes is the same, this document refers to them as F/S-mode. The ARC2C0608 supports 7-bit addressing; 10-bit addressing and general call addressing are not supported. The device 7-bit address is defined as 0110000, and the lower three bits are programmable as described below.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 32 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## Programming the I<sup>2</sup>C Slave Address for Multiple Parts on One I<sup>2</sup>C Bus

To enable multiple ARC2C0608 devices to be addressed on one I<sup>2</sup>C bus, the lower three bits of the I<sup>2</sup>C slave address are I<sup>2</sup>C-accessible registers and allow the I<sup>2</sup>C slave address for each part to be customized during startup. This is done by enabling each ARC2C0608 in sequence. A special code equal to 6Ch must first be written to register 1Ah before the lower three bits of the I<sup>2</sup>C slave address can be written to a non-zero code in register 1Bh.

#### Standard Mode, Fast Mode, and Fast Mode Plus Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 24. All I<sup>2</sup>C-compatible devices must recognize a start condition.




Figure 24. START and STOP Conditions

The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that the data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in Figure 25. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge, as shown in Figure 26, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge signal, the master knows that a communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by transmitter. So, the master or the slave can generate an acknowledge signal, depending on which one is the receiver. The 9-bit valid data sequences consist of eight data bits and one acknowledge bit and can continue as long as needed.

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, as shown in Figure 27. This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section results in FFh being read out.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 33 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## ARC2C0608 I<sup>2</sup>C Update Sequence

The ARC2C0608 requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, the ARC2C0608 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the ARC2C0608. The ARC2C0608 performs an update on the falling edge of the acknowledge signal that follows the LSB.




Figure 25. Bit Transfer on the Serial Interface




Figure 26. Acknowledge on the I<sup>2</sup>C Bus




Figure 27. Bus Protocol




Figure 28. Write Data Transfer Format in Standard, Fast, Fast Plus Modes

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 34 of 55 www.psemi.com DOC-83410-5 – (07/2025)






Figure 29. Read Data Transfer Format in Standard, Fast, Fast Plus Modes

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 35 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# Register Map

Slave address: 0110000 (0x30)<sup>(\*)</sup>

## **Register Configuration Parameters**

Register	ADDR	D7	D6	D5	D4	D3	D2	D1	D0
COMMAND	0x00	I2C_ STANDBY	RESET	Reserved	BOOST_ MODE	OVP_	_TH[1:0]	Reserved	EXT_COMP
CONFIG	0x01		Reserved[7:5]				FSW_BOOST[4	:0]	
STATUS1	0x02	BST_ILIM_ SEC	VOUT_OVP	VX_OV	VX_UV	CAP_OVP	DISC_OCP	TSD	SS_ TIMEOUT
STATUS2	0x03			Reserve	d[7:2]			LED_OPEN	LED_SHORT
WLED_ FADING_CTRL	0x04				FADING_	SPEED[7:0]			
ILED_CONFIG	0x05	LOG_MODE	DIM_MODE	PWM_I	X[1:0]	DIM_C	ODE[1:0]	MAX	_I[1:0]
LEDEN	0x06	ISET_EXT	Reserved	LEDEN[6]	LEDEN[5]	LEDEN[4]	LEDEN[3]	LEDEN[2]	LEDEN[1]
WLED_ISET_ LSB	0x07		WLED_ISI	ET[3:0]			Reserved[3:0]		
WLED_ISET_ MSB	0x08				WLED_I	SET[11:4]			
PWM_DIM_ FREQ	0x09		F	Reserved[7:3]			PV	VM_DIM_FREQ[2	2:0]
CONFIG_ COMP	0x0A		LEDVREGCN	TINIT[7:4]		SEL_Z	ERO2[1:0]	SEL_ZE	ERO1[1:0]
FILTER_ SETTINGS	0x0B		Reserve	d[7:4]		RCFILTER [1]	RCFILTER[0]	PWMFILTER [1]	PWMFILTER [0]
IMAXTUNE	0x0C	Reserve	Reserved[7:6] IMAXTUNE IM			IMAXTUNE [3]	IMAXTUNE [2]	IMAXTUNE [1]	IMAXTUNE [0]
I2C_ PASSWORD	0x1A	I2CPASS[7]			I2CPASS [4]	I2CPASS [3]	I2CPASS [2]	I2CPASS[1]	I2CPASS[0]
I2C_LOWER_ 3_BITS	0x1B		F	I2CADDR [2]	I2CADDR[1]	I2CADDR[0]			

Page 36 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# **Detailed Register Descriptions**

## Register COMMAND

Address	Name	POR Value
0x00	COMMAND	0x00

## Bit Assignment

7	6	5	4	3	2	1	0
I2C standby	RESET	Reserved	BOOST_MODE	OVP_TH[1:0]		Reserved	EXT_COMP

### Bit Description

Field Name	Bits	Туре	POR	Description	
I2C standby	[7]	R/W	0x0	Standby low-power mode with I <sup>2</sup> C interface and registers accessible.	
RESET	[6]	R/W	0x0	Write 1 to reset the device. This bit is self-clearing.	
Reserved	[5]	R/W	0x0	Reserved	
BOOST_MODE  OVP_TH[1:0]	[3:2]	R/W	0x0 0x0	Boost converter operating mode:  • 0 = Discontinuous conduction mode (DCM) (default)  • 1 = Continuous conduction mode (CCM)  Output over-voltage protection threshold  • 00 = 31.4V (default)  • 01 = 24V  • 10 = 20V  • 11 = Reserved	
Reserved	[1]	R/W	0x0	Reserved	
EXT_COMP	[0]	R/W	0x0	<ul> <li>0 = Use partially external compensation network</li> <li>1 = Use 100% external compensation network</li> </ul>	

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 37 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register CONFIG

Address	Name	POR Value
0x01	CONFIG1	0x29

### Bit Assignment

7	6	5	4	3	2	1	0
Reserved[7:5]				FSW_BC	OOST[4:0]		

## Bit Description

Field Name	Bits	Type	POR	Description
Reserved	[7:5]	R/W	0x1	Reserved
FSW_BOOST[4:0]	[4:0]	R/W	0x09	Boost switching frequency. For the full frequency chart, see Boost Converter Switching Frequency on page 25.  13h = 512 kHz  09h = 1.024 MHz (default)  04h = 2.048 MHz  03h = 2.56 MHz

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 38 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register STATUS1

Address	Name	POR Value
0x02	STATUS1	0x00

### Bit Assignment

7	6	5	4	3	2	1	0
BST_ILIM_ SEC	VOUT_OVP	VX_OV	VX_UV	CAP_OVP	DISC_OCP	TSD	SS_TIMEOUT

## Bit Description

Field Name	Bits	Туре	POR	Description
				Status bit to flag a secondary boost current limit condition:
BST_ILIM_SEC	[7]	R	0b	0 = No secondary current limit
				1 = Boost current exceeds secondary current limit
				Status bit to flag an output over-voltage condition:
VOUT_OVP	[6]	R	0b	0 = No OVP condition
				1 = Output voltage is above OVP threshold
				Status bit to flag a VX node over-voltage condition:
VX_OV	[5]	R	0b	0 = No VX over-voltage condition
				1 = VX voltage is above OVP threshold
				Status bit to flag a VX node under-voltage condition:
VX_UV	[4]	R	0b	0 = No VX under-voltage condition
				1 = VX voltage is below UVP threshold
				Status bit to flag a charge pump capacitor over-voltage condition:
CAP_OVP	[3]	R	0b	0 = No charge pump capacitor over-voltage
				1 = Charge pump capacitor voltage is above OVP threshold
				Status bit to flag a disconnect switch over-current condition:
DISC_OCP	[2]	R	0b	0 = No disconnect switch over-current
D100_001	[4]		UD	1 = Current through the disconnect switch is above over-current threshold
				Status bit to flag a thermal shutdown condition:
TSD	[1]	R	0b	0 = No thermal shutdown condition
				1 = part exceeds the thermal shutdown threshold
				Status bit to flag a soft start timeout condition:
SS_TIMEOUT	[0]	R	0b	0 = No soft start timeout condition
				1 = Soft start incomplete within the pre-defined time

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 39 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register STATUS2

Address	Name	POR Value
0x03	STATUS2	0x00

### Bit Assignment

7	6	5	4	3	2	1	0	
	Reserved[7:2]							

## Bit Description

Field Name	Bits	Type	POR	Description
Reserved	[7:2]	R	0b	Reserved
LED_OPEN	[1]	R	0x0	An LED OPEN condition was detected on one or more strings.  Status bit to flag an LED OPEN condition:  • 0 = No LED open  • 1 = LED open condition detected on one or more strings.  After it is set, this bit stays set until the STATUS2 register is read and the individual LEDEN[n] bit corresponding to the open string is reset low.
LED_SHORT	[0]	R	0x0	An LED SHORT condition was detected on one or more strings*  Status bit to flag an LED SHORT condition:  • 0 = No LED short  • 1 = LED short condition detected on one or more strings.  After it is set, this bit stays set until the STATUS2 register is read and all LEDEN[6:1] bits are reset low.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 40 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register WLED\_FADING\_CTRL

Address	Name	POR Value
0x04	WLED_FADING_CTRL	0x00

### Bit Assignment

7	6	5	4	3	2	1	0			
	FADING_SPEED[7:0]									

## Bit Description

Field Name	Bits	Туре	POR	Description
FADING_SPEED	[7:0]	R/W	0x00	Sets the fading counter from 50 µs to 12.75 ms in 50 µs steps. This is the period between each intensity step.  • 0x00 = Fading disabled  • 0x01 = 50 µs/step  •  • 0xFF = 12.75 ms/step

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 41 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register ILED\_CONFIG

Address	Name	POR Value
0x05	ILED_CONFIG	0x53

### Bit Assignment

7	6	5	4	3	2	1	0
LOG_MODE	DIM_MODE	PWM_IX[1:0]		DIMCODE[1:0]		MAX_I[1:0]	

## Bit Description

Field Name	Bits	Туре	POR	Description
LOC MODE	[7]	R/W	Oh	LED brightness control profile:
LOG_MODE	[7]	R/VV	0b	<ul><li>0 = linear (default)</li><li>1 = logarithmic</li></ul>
				LED current output dimming mode:
DIM_MODE	[6]	R/W	1b	<ul> <li>0 = Analog dimming only</li> <li>1 = Hybrid PWM dimming mode (default)</li> </ul>
				Hybrid PWM dimming transition point between PWM dimming and analog dimming:
DWWW INCA OF	[5:4]	R/W	01b	00 = 12.5% of full-scale current
PWM_IX[1:0]				01 = 25% of full-scale current (default)
				• 10 = 50% of full-scale current
				11 = 100% of full-scale current or PWM dimming only
				LED brightness control:
				00 = PWM input duty cycle dimming (default)
DIMCODE[1:0]	[3:2]	R/W	00b	• 01 = WLED_ISET[11:0]
				10 = Both PWM duty cycle and WLED_ISET[11:0]
				11 = Direct PWM dimming
				WLED full scale current (100% brightness):
				• 00 = 15 mA
MAX_I[1:0]	[1:0]	R/W	11b	• 01 = 20 mA
				• 10 = 25 mA
				• 11 = 30 mA (default)

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 42 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register LEDEN

Address	Name	POR Value
0x06	LEDEN	0x00

#### Bit Assignment

7	6	5	4	3	2	1	0
ISET_EXT	Reserved	LEDEN[6]	LEDEN[5]	LEDEN[4]	LEDEN[3]	LEDEN[2]	LEDEN[1]

## Bit Description

Field Name	Bits	Туре	POR	Description
ISET_EXT	[7]	R/W	0b	LED full-scale current setting pin:  0 = MAX_I bits in the ILED_CONFIG register set the full-scale LED current  1 = External resistor R <sub>ISET</sub> and current multiplier KISET program the full-scale LED current
Reserved	[6]	R/W	0b	Reserved
LEDEN[6]-LEDEN[1]	[5:0]	R/W	0x0	LED string enables:  0 = String is disabled  1 = String is enabled

# Register WLED\_ISET\_LSB

Address	Name	POR Value		
0x07	WLED_ISET_LSB	0x00		

## Bit Assignment

7	6	5	4	3	2	1	0
WLED_ISET[3:0]					Reserve	ed[3:0]	

### Bit Description

Field Name	Bits	Type	POR	Description
WLED_ISET[3:0]	[7:4]	R/W	0x00	LED output current setting bits [3:0]. For details, see Current Setting on page 24. If you change the LSBs, write these before you write the MSBs. Changes to these bits are only implemented when the next register is written, which are typically the MSBs, but could be any register.
Reserved	[3:0]	R	0x00	Reserved

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 43 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register WLED\_ISET\_MSB

Address	Name	POR Value
0x08	WLED_ISET_MSB	0x00

#### Bit Assignment

7	6	5	4	3	2	1	0		
	WLED_ISET[11:4]								

## Bit Description

Field Name	Bits	Type	POR	Description
WLED_ISET[11:4]	[7:0]	R/W	0x00	The MSB bits of the WLED_ISET[11:0] brightness code. For details, see LED Brightness Control on page 29.

## Register PWM\_DIM\_FREQ

Address	Name	POR Value
0x09	PWM DIM FREQ	0x01

## Bit Assignment

7	6	5	4	3	2	1	0
		Reserved[7:3]	PWM_DIM_FREQ[2:0]				

#### Bit Description

Field Name	Bits	Type	POR	Description
Reserved	[7:3]	R/W	0x00	Reserved
PWM_DIM_FREQ	[2:0]	R/W	001b	PWM_DIM_FREQ in kHz:  • 000 = 2.5  • 001 = 5 (default)  • 010 = 10  • 011 = 20  • 100 = 40  • 101,, 111= Reserved

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 44 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register CONFIG\_COMP

Address	Name	POR Value
0x0A	CONFIG_COMP	0x70

#### Bit Assignment

7	6	5	4	3	2	1	0
	LEDVREGO	CNTINIT[7:4]		SEL_ZERO2[1:0] SEL_ZERO1[1:0			RO1[1:0]

#### Bit Description

Field Name	Bits	Туре	POR	Description
LEDVREGCNTINIT[7:4]	[7:4]	R/W	0x07	Initial count for setting VOUT target voltage at startup:  • 0x00 = 8.9V  •  • 0x07 = 19.1V  •  • 0x0F = 30.8V
SEL_ZERO2[1:0]*	[3:2]	R/W	00b	Selects internal feed forward zero frequency:  • 00 = 11.6 kHz  • 01 = 8.4 kHz  • 10 = 7.1 kHz  • 11 = 6.1 kHz
SEL_ZERO1[1:0]*	[1:0]	R/W 00b		Selects internal zero resistance: $ 00 = 0\Omega $ $ 01 = 4.2 \text{ k}\Omega $ $ 10 = 8.4 \text{ k}\Omega $ $ 11 = 16.8 \text{ k}\Omega $

Note: \* The SEL\_ZERO2[1:0] and SEL\_ZERO1[1:0] bits are active only when the EXT\_COMP bit from register 00h is 0. When EXT\_COMP = 1, the SEL\_ZERO2[1:0] and SEL\_ZERO1[1:0] bits are ignored.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 45 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Register FILTER\_SETTINGS

Address	Name	POR Value		
0x0B	FILTER_SETTINGS	0x00		

### Bit Assignment

7	6	5	4	3	2	1	0
Reserved[7:4]				RCFILTER[1]	RCFILTER[0]	PWMFILTER[1]	PWMFILTER[0]

#### Bit Description

Field Name	Bits	Туре	POR	Description
Reserved	[7:4]	R	0x00	Reserved
RCFILTER[1:0]	[3:2]	R/W	00b	Status 00 = RC filter OFF (default) 01 = LOW 10 = MEDIUM 11 = HIGH
PWMFILTER[1:0]	[1:0]	R/W	00b	Status 00 = OFF (default) 01 = 2 STEPS 10 = 4 STEPS 11 = 8 STEPS

## Register IMAXTUNE

Address	Name	POR Value
0x0C	IMAXTUNE	0x00

## Bit Assignment

7	6	5	4	3	2	1	0
Reserve	ed[7:6]	IMAXTUNE[5]	IMAXTUNE[4]	IMAXTUNE[3]	IMAXTUNE[2]	IMAXTUNE[1]	IMAXTUNE[0]

## Bit Description

Field Name	Bits	Type	POR	Description
Reserved	[7:6]	R	0x00	Reserved
IMAXTUNE[5:0]	[5:0]	R/W	00b	Sets the percentage increase of the maximum LED current MAX_I[0:1] (non-linear but monotonic increase vs. code):  • 0x00 = 0% increase  •  • 0x20 = 20.2% increase  •  • 0x3F = 41.5% increase

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 46 of 55 www.psemi.com DOC-83410-5 – (07/2025)



## Register I2C\_PASSWORD

Address	Name	POR Value
0x1A	I2C_PASSWORD	0x00

#### Bit Assignment

7	6	5	4	3	2	1	0
I2CPASS[7]	I2CPASS[6]	I2CPASS[5]	I2CPASS[4]	I2CPASS[3]	I2CPASS[2]	I2CPASS[1]	I2CPASS[0]

## Bit Description

Field Name	Bits	Type	POR	Description
I2CPASS[7:0]	[7:0]	R/W	00b	$I^2C$ password setting for lower three bits = $0x6C$

## Register I2C\_LOWER\_3\_BITS

Address	Name	POR Value
0x1B	I2C_LOWER_3_BITS	0x00

## Bit Assignment

7	6	5	4	3	2	1	0
		Reserved[7:3]	I2CADDR[3]	I2CADDR[2]	I2CADDR[1]		

#### Bit Description

Field Name	Bits	Туре	POR	Description
Reserved	[7:3]	R	0x00	Reserved
I2CADDR[3:1]	[2:0]	R/W	00b	These lower three bits enable the assignment of unique I <sup>2</sup> C addresses in multi-part applications.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 47 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# **Application Schematic**

Figure 30 shows the ARC2C0608 detailed application schematic.




Figure 30. ARC2C0608 Detailed Application Schematic

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 48 of 55 www.psemi.com DOC-83410-5 – (07/2025)



# **Application Circuit Part List**

Table 16 lists the recommended part numbers for the components shown in Figure 30.

Table 16. Recommended Parts

Component	Value	Part Size	Mfg. Part Number
CBT	22 nF 50V X7R	C0402	GRM155R71H223KA12D
CX	470 nF 25V X5R	C0402	GRM155R61E474KE01
CP1, CP2	2.2 µF 25V X7R	C0805	GRM21BR71E225KA73
CIN <sup>(*)</sup>	1.0 µF 16V X5R	C0603	GRM188R61C105KA12D
CC	5.6 nF X5R	C0201	GRM033R61E562KA12D
COUT	4.7 μF 35V X7S	C0805	GRM21BC7YA475KE11
CDD	1 µF 10V X5R	C0402	GRM155R61A105KE15D
CIO	1 µF 10V X5R	C0402	GRM155R61A105KE15D
L_IN	6.8 µH	3.2 × 2.5 × 1.2 mm	DFE322512F-6R8M
RISET	24.9 kΩ	R0402	Use tighter than 1% tolerance
RC	0 Ω	R0201	Generic
R1, R2	1 kΩ	R0201	Generic
U1	High-efficiency LED backlight driver	35-lead WLCSP	ARC2C0608

Note: \* This value might require an adjustment based on the proximity of the input source to eliminate input voltage ringing.

# **Component Selection**

pSemi recommends that ARC2C0608 customers adhere closely to the recommended parts list in Table 16. Component selection is a complex process, and several important design parameters are not typically specified for passive components. If you want to deviate from these recommended components, contact pSemi for guidance.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 49 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Layout Example

Figure 31–Figure 35 show an example compact six WLED string converter layout. The solution size is ~56 mm<sup>2</sup>.




Figure 31. Layout Example





Figure 32. Top Layer

Figure 33. Layer 2






Figure 34. Layer 3

Figure 35. Bottom Layer

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 50 of 55 www.psemi.com DOC-83410-5 - (07/2025)



# **Packaging Information**

This section includes the following packaging data:

- Package drawings
- PCB land design guidelines
- Tape-and-reel specification

## **Package Drawings**




Figure 36. Bottom View and Dimensions




Figure 37. Top View and Dimensions





Figure 38. Side View and Dimensions

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 51 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## PCB Land Design Guidelines



0.245mm diameter solder mask defined pad. 0.221mm diameter copper defined pad.

Figure 39. ARC2C0608 Bottom View and Pad Dimensions

Page 52 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## Tape and Reel Specification




Figure 40. 2.985 mm × 2.315 mm WLCSP Tape and Reel Specification

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121

Page 53 of 55 www.psemi.com DOC-83410-5 - (07/2025)



## **Ordering Information**

Table 17. ARC2C0608 Order Codes and Shipping Methods

Order Codes	Description	Packaging	Shipping Method
ARC2C06081W-R		2.985 mm × 2.315 mm WLCSP on tape and reel	5000 units/large tape and reel
ARC2C06081W-V	High-efficiency LED Backlight Driver	2.985 mm × 2.315 mm WLCSP on tape and reel	250 units/small tape and reel
ARC2C06081W-G		2.985 mm × 2.315 mm WLCSP	10 units/sample waffle tray

#### **Document Categories**

#### Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

#### **Preliminary Specification**

The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product.

#### **Product Specification**

The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a Customer Notification Form (CNF).

#### **Product Brief**

This document contains a shortened version of the datasheet. For the full datasheet, contact sales@psemi.com.

#### Sales Contact

For additional information, contact Sales at sales@psemi.com.

#### **Disclaimers**

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

#### Patent Statement

pSemi products are protected under one or more of the following U.S. patents: patents: psemi.com

## Copyright and Trademark

©2019–2025, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

©2019–2025, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121