


PE24111

EVK User Manual

PE24111 2-device Evaluation Kit User Manual



Introduction

The PE24111 is a compact, low-profile, and ultra-high efficiency step-down DC-DC converter solution capable of delivering 20A output current from an input voltage range from 3.0–3.6V. The output voltage is set between 0.35–0.7V with external feedback resistors and can be adjusted by an external AVS DAC.

Based on the pSemi advanced two-stage architecture, the PE24111 consists of a two-phase interleaved charge pump followed by an interleaved buck regulator stage. This power system greatly reduces the inductance necessary for high efficiency while maintaining a small solution size for small-footprint and height-constrained applications.

Evaluation kit overview

The EK24111-01 and EVK24111-02 evaluation kits (EVKs) are hardware platforms that allow you to easily test the PE24111 step-down DC-DC converter. The buck converter operates at a default switching frequency of 800 kHz, but you can change the switching frequency by swapping the resistor between the FSW pin and GND. You can adjust the output voltage using the on-board potentiometer. The kit is available in two configurations that can demonstrate one or two devices connected in parallel as power stages allowing output currents of 20A or 40A.

Evaluation kit user manual overview

This *PE24111 Evaluation Kit (EVK) User Manual* includes information about the hardware required to control and evaluate the functionality of the DC-DC converter. This manual also includes test results, schematic diagrams, printed circuit board layouts, and bills of materials (BOMs).

Evaluation kit contents and requirements

Kit contents

The PE24111 EVK includes one of the configurations in Table 1 to evaluate the DC-DC converter.

Table 1. EVK contents

Quantity	Description	Part no.
1	PE24111 DC-DC converter evaluation board assembly with one device	EK24111-01
1	PE24111 DC-DC converter evaluation board assembly with two devices	EK24111-02

Hardware requirements

To evaluate the performance of the evaluation board, the following equipment is required:

- Bench supply capable of providing 3.0–3.6V at 10A per device with sense lines
- Three digital multimeters for measuring VIN, VOUT, and various test points
- Four-channel oscilloscope with probes
- Active load capable of 20A for a single device configuration or 40A for a dual device configuration

 The PE24111 DC-DC converter EVK contains components that could be damaged by exposure to voltages higher than the specified voltage, including voltages produced by electrostatic discharge. Handle the board in accordance with procedures for handling static-sensitive components. Avoid applying excessive voltages to the power supply terminals or signal inputs or outputs. When you connect the EVK to the source power supply, verify that the power supply is off. Connecting the EVK to a live power supply unit could cause failures.

Quick start guide

Quick start overview

pSemi designed the evaluation board to ease your evaluation of the PE24111 DC-DC converter. This section guides you through the hardware configuration and startup procedures.

Evaluation board overview

The evaluation board contains the following:

- Power input/output terminals
- Enable jumpers
- Feedback mode selection jumpers
- DAC input for VOUT Control
- Sense points and PGOOD signal




Figure 1. PE24111 evaluation board assembly, x2 configuration

EVK test connections

Connect the EVK and the lab equipment as shown in Figure 2. Connect the power supply sense lines to the VIN kelvin sense test points to ensure minimal supply voltage droop and accurate voltage regulation at the device input. Due to the high currents present—especially in the x2 configuration—use 14-gauge connection wires for the supply and load.




Figure 2. EVK connection example

The PE24111 EVK can have two different parallel configurations:

- A single device or x1, up to 20A load current (EK24111-01)
- Two devices in parallel or x2, up to 40A load current (EK24111-02)

The provided jumpers connect the enable (EN) pins to either VIN or GND to enable or disable each device. Normal operation requires the EN jumpers to be in place and connected to VIN for the given board configuration. There are also jumper positions for the feedback (FB) pins of each device, which allow connection to VIN or to the other device’s FB pins (common FB). Normal operation requires the common FB pin configuration. Figure 3 shows the x2 board with one jumper in place for the EN pin and FB pin of each device. For the x1 configuration, you only need to install the EN1, FB1, and PGOOD1 jumpers.




Figure 3. Enable and feedback jumper position, VOUT potentiometer

Changing VOUT

You can adjust the output voltage by varying potentiometer R3, as shown in [Figure 3](#). Adjusting the potentiometer clockwise decreases VOUT. Although the potentiometer allows for a wider VOUT range, limit the VOUT range from 0.35–0.70V maximum.

Other test points

- PG is the test point for the power good (PGOOD) signal, and is asserted high when the output is within 10% of the target value.
- SYNC is the internal oscillator signal. You can monitor the default 1600 kHz frequency on an oscilloscope.
- SYNC can be used to override the internal oscillator by injecting an external clock signal for the DC-DC converter and charge pump. The signal must be a square wave, and the frequency must be 1.75–2.6 MHz—or at least twice the selected switching frequency—with amplitude of at least 2.1 V_{PP}.

Switching frequency selection

The PE24111 supports user-selectable default switching frequency options for the charge pump and downstream buck converter. The switching frequency is selected by tying a 1% tolerance resistor between the FSW pin and AGND. The device reads the resistance when VIN is applied and EN is pulled high. The decoded value is then latched until the next time the power is cycled or the EN pin is pulled low. To identify what resistance to tie between FSW and AGND for your preferred switching frequency setting, see Table 2.

- For site 1, change R5.
- For site 2, change R8.

The internal clock frequency setting is twice the frequency of the charge pump and buck switching frequency. For a two-device configuration, verify that both resistor settings are the same to ensure that both devices operate at the same switching frequency.

Table 2. Switching frequency setting vs. resistance between the FSW pin and AGND

R5 and R8 (Ω)	Charge pump and buck switching frequency (kHz)	Internal clock frequency setting (kHz)
0	800	1600
22.1k	1500	3000
40.2k	1200	2400
84.5k	1000	2000
287k	800	1600
1M	500	1000
Open	800	1600

Verify that the calculated on time is above the minimum on time (typically 145 ns). pSemi recommends some margin between the calculated on time and the minimum on time to account for transient behavior. Limit the switching frequency to 1.2 MHz for VOUT below 0.5V. Calculate the on time using the following equation:

$$TON = \frac{VOUT}{\left(\frac{VIN_MAX}{2}\right) * FSW}$$

Equation 1. On time calculation

Parallel modes of operation

This EVK allows for up to two PE24111 devices to operate in parallel as power stages, allowing output currents of 20A or 40A. In parallel operation, connect the FB, SYNC, COMP, PGOOD, and EN pins of both devices. To adjust the output voltage, use a single DAC to externally feed a current through a resistor into the feedback network.

Compensation

Each regulator device has pads for an RC compensation network:

- The compensation components for U1 are R7 and C12.
- The compensation components for U2 are R12 and C31.

The schematic in [Figure 14](#) shows the standard component values. Use 10 nF for the compensation capacitor and 909Ω for the compensation resistor. [Figure 7](#) shows a bode plot for the default configuration.

Default jumper connections

Table 3. Default jumper connections

Jumper	Name	Jumper position	Function
J3	FB1	11-12*	Connects FB for U1 to the common FB node.
		Leave disconnected	Disconnects FB for U1 from the common FB node.
	EN1	7-8*	Enables the U1 output.
		8-9	Disables the U1 output.
	FB2	5-6*	Connects FB for U2 to the common FB node.
		Leave disconnected	Disconnects FB for U2 from the common FB node.
	EN2	1-2*	Enables the U2 output.
		2-3*	Disables the U2 output.
J8	PGOOD1	1-2*	Connects PGOOD1 to the common PGOOD test point.
		Disconnected	Disconnects PGOOD1 from the common PGOOD test point.
	PGOOD2	3-4*	Connects PGOOD2 to the common PGOOD test point.
		Disconnected	Disconnects PGOOD2 from the common PGOOD test point.

EVK startup

1. With the power off, verify that the jumpers are in the positions shown in [Table 3](#).
2. Connect the power supply and sense lines, electronic load, and DMMs as shown in [Figure 2](#).
3. Apply a voltage between 3.0–3.6V between VIN and GND.
4. Adjust R11 to set the output voltage between 0.35–0.7V.
5. Monitor VOUT and adjust the load current within the operating range of 0–20A.

Test results

Figure 4–Figure 7 show the typical efficiency and V_{OUT} waveforms of the PE24111 evaluation board, x1 configuration, $V_{OUT} = 0.50V$.




Figure 4. Efficiency vs. output current, x1 configuration




Figure 5. Output ripple ($V_{IN} = 3.3V$, $V_{OUT} = 0.5V$, $I_{OUT} = 10A$), x1 configuration




Figure 6. Load transient response ($V_{IN} = 3.3V$, $V_{OUT} = 0.5V$, 10–12A load step, $1A/\mu s$), x1 configuration




Figure 7. Bode plot example ($V_{IN} = 3.3V$, $V_{OUT} = 0.5V$, 10A), x1 configuration

PE24111 EVK PCB layout




Figure 8. Evaluation board layout, top layer




Figure 9. Evaluation board layout, layer 2




Figure 11. Evaluation board layout, layer 4




Figure 12. Evaluation board layout, layer 5




Figure 13. Evaluation board layout, layer 6

PE24111 EVK PCB schematic

Figure 14 shows the full schematic for the x2 board. For other versions with x1 or x2 devices populated, start with position 1 for x1, and the successive pages for the other versions (x2 includes position 2, and so on).




Figure 14. Evaluation board schematic




Figure 17. Evaluation board schematic, jumpers




Figure 18. Evaluation board schematic, PGOOD circuit




Figure 19. Evaluation board schematic, load transient circuit

PE24111 EVK BOM list, x2 configuration

Table 4. x2 EVK BOM list

Reference	Value	Description	Manufacturer	Part number
<i>Required components</i>				
C1	470 pF	0402; $\pm 5\%$; 50V; C0G	Murata	GRM1555C1H471JA01D
C3, C7, C13, C14, C23, C27, C32, C33	22 μ F	0603; $\pm 20\%$; 6.3V; X7T	Murata	GRM188D70J226ME01D
C4, C24	10 μ F	0402; $\pm 20\%$; 4V; X7T	Murata	GRM155D70G106ME18D
C5, C8, C10, C11, C22, C25, C28, C30	4.7 μ F	0402; $\pm 20\%$; 6.3V; X7T	Murata	GRM155D70J475ME15D
C12, C31	10 nF	0402; $\pm 10\%$; 50V; X7R	Murata	GCM155R71H103KA55D
C15, C16, C17, C18, C19, C34, C35, C36, C37, C38	100 μ F	0603; $\pm 20\%$; 2.5V; X6S	Murata	GRM188C80E107ME01
L1, L2, L3, L4	100 nH	1210; 8A; 8m Ω max DCR	TDK	TFM322512ALMAR10MTAA
R2	3.6 k Ω	0402; $\pm 1\%$; 1/16W	Vishay	CRCW04023K60FKED
R3	10 k Ω	10k Ω Potentiometer; $\pm 10\%$; 0.25W	BI Technologies	84WR10KLFTR
R5, R8	287 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF2873X
R6, R10	10 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF1002X
R7, R12	909 Ω	0402; $\pm 1\%$; 1/16W	Yageo Group	RC0402FR-07909RL
U1, U2	N/A	Two-stage buck regulator	pSemi Corporation	PE24111A
<i>Optional components for evaluation purposes</i>				
C2	47 μ F	1210; $\pm 20\%$; 10V; X7R	Murata	GRM32ER70J476KE20L
C6, C9, C26, C29	DNI (10 μ F)	0402; $\pm 20\%$; 4V; X7T	Murata	GRM155D70G106ME18D
C20, C39	DNI (100 μ F)	0603; $\pm 20\%$; 2.5V; X6S	Murata	GRM188C80E107ME01
C21	330 μ F	Electrolytic; $\pm 20\%$; 6.3V; 105C	Nichicon	UCL0J331MCL1GS
D1	N/A	5V Surface Mount TVS Diode	Vishay	SMF5V0A-E3-08
J1, J2	N/A	Banana Connectors	Keystone	575-4
J3	N/A	12 pin header	Samtec	TSW-104-07-L-T
J4, J5	N/A	M5, 80A PCB Screw Terminal	Blockmaster	OP-055-M5-L1
J6, J7 (DNI)	N/A	Banana connectors	Keystone	575-4

Reference	Value	Description	Manufacturer	Part number
J8	N/A	4 pin header	Harwin	M20-9720245
LED1	N/A	62.5mW 2-pin SMD Red LED	Lite-on	LTST-C190KRKT
Q1	N/A	25V; 4-pin PQFN; N-Channel MOSFET	Infineon	ISK024NE2LM5AULA1
Q2	N/A	20V; 0.2A; N-Channel MOSFET	ROHM	RE1C002UNTCL
R1	4.99 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF4991X
R4	51 Ω	0402; $\pm 1\%$; 1/16W	Yageo Group	AC0402FR-0751RL
R9	3 Ω	0402; $\pm 5\%$; 1/16W	ROHM	MCR01MZPJ3R0
R11, R15	10 k Ω	0402; $\pm 5\%$; 1/5W	Vishay	CRCW040210K0FKEDHP
R13	0.02 Ω	2512; $\pm 1\%$; 3W	Bourns	CRA2512-FZ-R020ELF
R14	470 k Ω	0402; $\pm 1\%$; 1/10W	Vishay	CRCW0402499KFKED
TP1, TP5, TP6, TP8, TP17	N/A	Test point	Keystone	5010
TP2, TP3, TP11, TP12, TP18	N/A	Test point	Keystone	5012
TP4, TP7, TP9, TP10, TP13, TP15, TP16	N/A	Test point	Keystone	5011
TP14, TP19, TP20, TP21, TP22	N/A	Test point	Keystone	5016

PE24111 EVK BOM list, x1 configuration

Table 5. x1 EVK BOM List

Reference	Value	Description	Manufacturer	Part number
<i>Required components</i>				
C1	470 pF	0402; $\pm 5\%$; 50V; C0G	Murata	GRM1555C1H471JA01D
C3, C7, C13, C14	22 μ F	0603; $\pm 20\%$; 6.3V; X7T	Murata	GRM188D70J226ME01D
C4	10 μ F	0402; $\pm 20\%$; 4V; X7T	Murata	GRM155D70G106ME18D
C5, C8, C10, C11	4.7 μ F	0402; $\pm 20\%$; 6.3V; X7T	Murata	GRM155D70J475ME15D
C12	10 nF	0402; $\pm 10\%$; 50V; X7R	Murata	GCM155R71H103KA55D
C15, C16, C17, C18, C19	100 μ F	0603; $\pm 20\%$; 2.5V; X6S	Murata	GRM188C80E107ME01
L1, L2	100 nH	1210; 8A; 8m Ω max DCR	TDK	TFM322512ALMAR10MTAA
R2	3.6 k Ω	0402; $\pm 1\%$; 1/16W	Vishay	CRCW04023K60FKED
R3	10 k Ω	10k Ω Potentiometer; $\pm 10\%$; 0.25W	BI Technologies	84WR10KLFTR
R5	287 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF2873X
R6	10 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF1002X
R7	909 Ω	0402; $\pm 1\%$; 1/16W	Yageo Group	RC0402FR-07909RL
U1	N/A	Two-stage buck regulator	pSemi Corporation	PE24111A
<i>Optional components for evaluation purposes</i>				
C2	47 μ F	1210; $\pm 20\%$; 10V; X7R	Murata	GRM32ER70J476KE20L
C6, C9, C26, C29	DNI (10 μ F)	0402; $\pm 20\%$; 4V; X7T	Murata	GRM155D70G106ME18D
C20, C39	DNI (100 μ F)	0603; $\pm 20\%$; 2.5V; X6S	Murata	GRM188C80E107ME01
C21	330 μ F	Electrolytic; $\pm 20\%$; 6.3V; 105C	Nichicon	UCL0J331MCL1GS
D1	N/A	5V Surface Mount TVS Diode	Vishay	SMF5V0A-E3-08
J1, J2	N/A	Banana Connectors	Keystone	575-4
J3	N/A	12 pin header	Samtec	TSW-104-07-L-T
J4, J5	N/A	M5, 80A PCB Screw Terminal	Blockmaster	OP-055-M5-L1
J6, J7 (DNI)	N/A	Banana connectors	Keystone	575-4
J8	N/A	4 pin header	Harwin	M20-9720245
LED1	N/A	62.5mW 2-pin SMD Red LED	Lite-on	LTST-C190KRKT

Reference	Value	Description	Manufacturer	Part number
Q1	N/A	25V; 4-pin PQFN; N-Channel MOSFET	Infineon	ISK024NE2LM5AULA1
Q2	N/A	20V; 0.2A; N-Channel MOSFET	ROHM	RE1C002UNTCL
R1	4.99 k Ω	0402; $\pm 1\%$; 1/10W	Panasonic	ERJ-2RKF4991X
R4	51 Ω	0402; $\pm 1\%$; 1/16W	Yageo Group	AC0402FR-0751RL
R9	3 Ω	0402; $\pm 5\%$; 1/16W	ROHM	MCR01MZPJ3R0
R11, R15	10 k Ω	0402; $\pm 5\%$; 1/5W	Vishay	CRCW040210K0FKEDHP
R13	0.02 Ω	2512; $\pm 1\%$; 3W	Bourns	CRA2512-FZ-R020ELF
R14	470 k Ω	0402; $\pm 1\%$; 1/10W	Vishay	CRCW0402499KFKED
TP1, TP5, TP6, TP8, TP17	N/A	Test point	Keystone	5010
TP2, TP3, TP11, TP12, TP18	N/A	Test point	Keystone	5012
TP4, TP7, TP9, TP10, TP13, TP15, TP16	N/A	Test point	Keystone	5011
TP14, TP19, TP20, TP21, TP22	N/A	Test point	Keystone	5016

Technical resources

Additional technical resources are available for download in the Products section at <http://www.psemi.com>. These include the product specification data sheet, S-parameters, zip file, evaluation kit schematic, bill of materials, material declaration form, and PC-compatible software file.

Trademarks are subject to trademark claims.

Sales contact

For additional information, contact Sales at sales@psemi.com.

Disclaimers

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Patent statement

pSemi products are protected under one or more of the following U.S. patents: <http://patents.psemi.com>.

Corporate headquarters

9369 Carroll Park Drive, San Diego, CA, 92121 USA
+1-858-731-9400

Copyright and trademarks

©2026, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP, and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.